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Abstract
The complexity of the circuit design has been significantly increased from 1980’s till date, and
until 80’s, due to less complexity and technology node being down to 180nm, the need for Design
for Test (DFT) equipment was not as important. The few System on Chips (SoC) were tested
using test patterns sent from the external test equipment. As the technology node shrunk further,
the devices became faster and the complexity of S0C’s increased as the chip could accommodate
more transistors. The SoC’s have become more vulnerable to physical defects. Quality factor
became a major issue, which pushed the industry standard of the test coverage very high i.e.
between 98% to 100%. To achieve such a high test coverage, testing the SoC’s by external test
equipment demands high test time and test cost.
Due to this reason, the DFT architectures within the chip have become popular demand in
the industry. With the DFT architectures like Memory-Built In Self Test (MBIST) and Logic-
Built In Self Test (LBIST), the memories and core logic embedded in the chip will undergo self
test at the speed of functional clock and hence saving test time and test cost. Introducing DFT
into the chip implies increase in area due to overhead and increase in power consumption due to
additional pins. So, the DFT architectures need to be efficient. This project paper discusses about
designing an efficient DFT architecture on SoC by integrating MBIST and LBIST with Joint Test
Action Group-Test Access Port (JTAG-TAP) Controller and verifying using SysteVerilog (SV)
and Universal Verification Methodologies (UVM) libraries. Detailed discussion of the design
architecture and verification plan is included in the upcoming sections.
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Chapter 1
Introduction
1.1 Design For Testability
1.1.1 What is Built-In-Self-Test (BIST)?
Built-in Self Test (BIST) is a technique to implement extra hardware/software into an integrated
circuit (IC) that can perform self functional or parametric testing [1]. This reduces the need for
usage of Automated Test Equipment (ATE) to test ICs.
In any System On Chip (SoC), there are two types of BIST circuitry.
1. Memory Built-in Self Test (MBIST)
To test embedded memory components[2].
2. Logic Built-in Self Test (LBIST)
To test embedded core logic.
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1.1.2 Need for BIST
Driving force for design of BIST circuits include:
• Increasing cost of ATE testing with increase in IC complexity.
• Inadequate capability of high-end testers to test chips running at high clock frequency.
• No capability to perform tests on chips outside the actual electrical testing environment
without BIST solution.
1.1.3 Important considerations while implementing BIST
• Different faults that need to be checked.
• Area overhead due to the BIST circuits (i.e.) What would be the extra chip area needed for
the BIST circuits?
• Test time.
• Power supply requirements of the BIST circuits.
• BIST circuit flexibility and changeability (i.e.) Is reprogramming the BIST circuit possible
through an on-chip ROM?
1.1.4 Importance of Joint-Test-Action-Group (JTAG) in testing
With shrinking BGA packages of integrated circuits, ball pitch has also been drastically reduced
to 0.3 – 0.4mm range. Due to this very minute distance between the BGA solder balls, severe
restrictions were imposed on the traditional bed-of-nails testing. In this case, a simple four-
pin JTAG interface could be the savior which could control and monitor the signals on testing
enabled devices without direct physical access.
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In this paper, JTAG boundary scan technology is combined with BIST circuits in order to
provide efficient low overhead solution to test the design for various faults. There is a serial
input pin in the JTAG interface through which the BIST circuitry is controlled/enabled to perform
corresponding testing on the design.
1.2 Organization of the project paper
• Chapter 2: This chapter contains information obtained while doing background research
for the graduate project
• Chapter 3: This chapter contains Universal Verification Methodology concepts.
• Chapter 4: This chapter contains detailed description on JTAG and its design requirements
for the project.
• Chapter 5: This chapter contains detailed description on MBIST and its design require-
ments for the project.
• Chapter 6: This chapter contains detailed description on LBIST and its generation using
TestMAX tool by Synopsys
• Chapter 7: This chapter contains detailed description integration of lower level modules to
form a SoC design.
• Chapter 8: This chapter contains detailed description of UVM components used for creat-
ing the testbench architecture .
• Chapter 9: This chapter contains results obtained from RTL simulations.
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• Chapter 10: This chapter contains conclusion drawn from the project and future work to
be done in this project.
Chapter 2
Bibliographical Research
2.1 Concepts in Design for Testability
Design for Testability (DFT) provides the quality factor to the final semi conductor product.
Built-In-self-test technique is a DFT architecture that provides the ability to test the internal
logic of the chip internally. This enables at-speed testing on the chip and improves test coverage
and test time.It is very difficult to access Embedded cores and Memories from outside the chip.
In this case BIST structure is wrapped around the embedded cores and memories to make them
accessible to the outside of chip for testing. Such BIST architectures are called Memory BIST
and Logic BIST. They use very little area overhead with high yield on the test coverage. BIST
architectures are implemented in the chips that are in medical, automotive applications which
demand for high test coverage.
The BIST circuitry is wrapped around internal logic in the chip [1]. It generates test patterns
and response check logic for the internal logic upon receiving test signal. The BIST circuit typi-
cally consists of controller, test algorithm sequencer[3],test pattern generator, response analyzer
and few MUXes [1]to control the signals that go into that DUT. The BIST architecture needs to
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be area and power efficient.
Address decoder fault, Stuck-at fault, Transition Fault, Inversion coupling faults, Idempotent
coupling faults, Dynamic coupling faults, Bridging faults are few primary faults to be detected in
a memory test [4]. Over time, a lot algorithms such as zero-one, ping-pong, walking1/0, Galpat,
checkerboard March tests etc. came forward to test such faults. The ability to detect different
faults and complexity differ from one algorithm to another.
2.2 Design Verification
A good quality of a design is often backed up with good verification plan. The design in the
project involves JTAG-TAP controller connected to MBIST and LBIST. A verification testbench
is created using Systemverilog (SV) and the UVM library to perform functional verification on
the integrated device [5]. A good verification plan should check the functionality of the Design
Under Test from all corner cases [6].
To do such, an engineer should develop a well structured and automatic testbenches. Before
creating a testbench, a proper verification plan should be made thinking from all corner cases
aspect. The project paper presents a detailed verification plan for the integrated top module in
the later chapters.
2.3 Coverage driven Verification plan (CDV)
To write a directed test bench to a complex design modules, it takes huge line of code and
restricts flexibility on the structure of the code. There is a necessity for an efficient test bench
environment which can possibly have the ability to test all the features of the DUT. Coverage
driven verification helps in reduction of test time. In the CDV, the test bench should have the
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feature to generating stimulus and rive it to the DUT [7]. The concept of randomization of input
stimulus from systemverilog is the requirement of the CDV plan.
There are coverage groups in the systemverilog and UVM that can help in taking the cover-
age of the inputs and outputs. This feature helps analyzing the design behavior [8]. Coverage
Monitors in the environment will measure the progress of the test and identify the functional-
ity of the design that is not exercised. They give information on code coverage and functional
coverage [7, 9].
2.4 Assertion based Verification plan (ABV)
Assertions are used to check for the expected behavior of the DUT under certain events or
conditions[10]. If the device doesn’t behave in the expected way the assertions terminated the
test and reports the error. The assertions are very powerful elements in the verification plan. An
assertion comprises of a condition and a message to display upon test termination. More the the
no of assertions, more features of the DUT are tested. Assertions reduce the run time of the test
simulations as they run parallel during the test.
Assertion is of two types, Immediate assertion and concurrent assertion.
1. Immediate assertion: This assertion is used when the DUT behavior is expected to behave
in a certain way as soon as a particular condition is set.
2. Concurrent assertion: This assertion is used when the DUT behavior is expected to behave
in a certain way after a delay of time from the condition is set.
Methodologies for debugging assertions are pattern matching , three state visualization etc. Cov-
erage can be written for assertion. This will check for the number of times the case related to the
assertion condition appears . A good verification test bench should contain both assertions and
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coverage groups.
Chapter 3
System Verification using Universal
Verification Methodology (UVM)
3.1 UVM Overview
In order to verify a system which are designed using hardware description languages like Ver-
ilog, Systemverilog, VHDL, Verification engineers use hardware verification languages like Sys-
temVerilog to create a testbench. This testbench is an environment which sends stimulus to the
design under test (DUT). Basically, to do a verification of a particular design is to check for the
functional correctness of the design (i.e.) to confirm if the design implementation is compliant
to the specifications. This check portion is accomplished through a reference model realizing the
DUT functionality whose results are considered as expected output for any set of inputs. Results
of the DUT is compared with the results from the reference model.
The traditional way of above verification approach is to create a directed testbench. Using this
directed testbench, verification engineers can only send few critical sets of inputs to the DUT and
try to verify the design. But as the design complexity keeps increasing day by day, this approach
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would unlikely check all the functions of the design. In order to consider all the unlikely corner
cases too, random stimuli are needed. In order to use random stimuli, some sort of automated
testbench environment is needed that can create random stimulus. For this purpose, a consortium
of semiconductor companies was formed who came up with a standard verification approach
called UVM. It is basically a framework of Systemverilog classes using which a testbench can
be developed that can cover all the unlikely corner cases as well.
UVM Overview UVM testbench environment has key components like driver, monitor, se-
quencer and scoreboards. To build the testbench environment according to our needs, UVM
gives a base class for each component which has standardized functions. Each component in the
UVM testbench operates on some sort of data which flows through the environment. This data
is called as sequence item which are basically dynamic in nature. One of the key features of
UVM will be its re-usability. Any verification engineer who have good understanding of UVM
methodology can easily understand the created testbench and do modifications according to his
needs.
3.2 UVM Class Hierarchy
UVM Class Hierarchy Below is the description of various UVM components that form the hier-
archy.
3.2.1 UVM Testbench
The UVM testbench includes the design instantiation(s) that needs to be verified and also inter-
face instantiation connecting the DUT with the UVM testbench. In UVM, communication/con-
nection between components is achieved through Transaction Level Modeling (TLM) methods.
During run-time, a UVM test is called which compiles the testbench at once and runs different
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tests associated with it.
3.2.2 UVM Test
UVM Test is under UVM testbench, UVM test happens to be the top-level component class.
UVM sequences are invoked in this class which apply necessary stimulus to the design under
test. There is also a provision here to configure values through configuration class.
3.2.3 UVM Environment
All verification components like scoreboards and agents are grouped together in this container
component class according to hierarchy [11]. This environment class tries to encapsulate all
verification components at lower level which targets the design. Default configuration of the
UVM environment can be overridden using UVM test. As it encapsulates all other verifcation
components with in it, it has has the flexibility to enable or disable components in one place.
3.2.4 UVM Agent
Agent comprises of lower level UVM components like sequencer, driver and monitor. There are
two types of UVM agent.
• Active agent
• Passive agent
Active agent is capable of driving the generated stimulus to the DUT interface. It includes driver,
sequencer and monitor. Passive agent is just capable of reading the DUT interface. It disables
the driver and sequencer. Lower level component connection can be established in UVM agent
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through TLM ports. More details about the lower level components comprising the agent will be
provided in the upcoming sections.
3.2.5 UVM Sequence item
Sequence item class is the lowest and fundamental among the UVM class hierarchy. This class
extends the UVM object class where transaction items are defined with or without constraints on
them. This class is crucial for the sequencer class to send the defined transactions to the driver.
3.2.6 UVM Sequence
This sequence class extends the UVM object class which is meant to create and randomize a
set/collection of transactions as defined in the sequence items class. The generated transactions
are sent to the UVM sequencer which then sends it to the driver.
3.2.7 UVM Sequencer
The sequencer extends the UVM component. The sequencer acts like a communication channel
between the sequence and the driver. It pass transaction items by following the hand-shake pro-
tocols between sequence and the driver. TLM interfaces like put and get are used for establishing
communication between sequence and driver.
3.2.8 UVM Driver
The UVM driver extends the UVM component. It drives the transactions into the DUT by con-
verting the transaction into pin-signal. Methods used for receiving the transaction items are
get_next_item (), item_done() etc.
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3.2.9 UVM Monitor
The UVM monitor extends the UVM component. It converts the output-pin signals of DUT
into a transaction item and sends it to the scoreboard component for comparison with golden
responses. Monitor in passive agent is used for observing/ read the pin-signals of the DUT.
3.2.10 UVM Scoreboard
The UVM scoreboard extends the UVM component. Scoreboard receives transaction items from
the DUT and validate the DUT output by comparing with the golden responses generated from
reference model often written in higher level languages like C or C++.
3.3 UVM Phases
Phasing is a unique attribute of UVM. UVM has different phases which perform different tasks.
This technique avoids time conflicts during run-time. Phases are predefined. These can be as
task or functions. UVM primarily has three main phases. They are Build, Run and clean-up.
3.3.1 UVM Build Phase
Build phase invokes methods that creates and connects all the components. This phase is the
first phase in the UVM and is executed at the beginning of the simulation. Build phase methods
are made of functions. As functions are time-independent the simulation time is zero. The sub
phases of the Build phase are build, connect and end_of_elaboration.
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3.3.2 UVM Run Phase
In the run phase the transaction is generated , driven to the DUT and the response is collected
from the DUT. All the sub phases in run phase are made of tasks, except for start_of_simulation.
The methods in run phase are executes in the following order, start_of_simulation _ run _
pre_reset _ reset _ post_reset _ pre_configure _ post_configure _ pre_main _ main _
post_main_ pre_shutdown_ shutdown_ post_shutdown.
3.3.3 UVM Cleanup Phase
In the cleanup phase, the information from scoreboards is sent to the reports and the reports are
obtained at the end of the test. This phase consists of extract, check,report and final methods
which are all functions and consumes zero simulation time.
3.3.4 UVM Debug
UVM provides methods like print_config_with_audit and print_config for debugging purposes.
These methods print configuration information of the component. UVM factory or UVM con-
figuration database has the information of the component handles, classes, virtual interface etc.
The information can be obtained anywhere in the testbench and use for debugging purposes.
Chapter 4
Joint Test Action Group (JTAG)
In the early 1980’s circuit boards using ball gird array technology were not accessible for probes.
JTAG is developed in 1985 to detect faults due to poor solder joints, board connections and bond
wires in Printed Circuit Board Assemblies due to ball grid array technology. It provides pins into
and outward from Integrated Core (IC) pad so that the faults can be observed and detected and
was primarily used for debugging purposes.
To perform a boundary scan, a standard is needed to allow chips from different vendors to
be tested together. IEEE 1149.1-1990 know as boundary scan or JTAG standard architecture as
show in the figure 4.1 gives the requirements to meet the standards of testing.
Boundary scan supports board-level test, test on-board interconnect among chips, test on-
chip system logic. In boundary scan test, the inputs ans outputs of the chip are stitches together
to observe and control the chip’s inputs and outputs.
1. Board level Test and Diagnosis support
To test the board, all the chips on the board are stitched in a daisy chain manner. By
performing boundary scan, all the chips on the board can be tested. JTAG board enables
board level testing and diagnosis. Debugging can be done when the board in functional
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mode.
2. Test on board wires Among chips support
To detect bridging faults and stuck at faults on interconnect
3. Test on chip system logic support
To test a chip already assembled on board.
4.1 JTAG Architecture
4.1.1 JTAG Components
The components of JTAG are:




Registers in JTAG are Bypass register, IDCODE register, Instruction register Boundary Scan
register. JTAG-TAP is a serial interface. Due to this feature, it requires minimum test access pins.
According to IEEE standards, the JTAG is expected to have four mandatory test instructions.
4.1.2 Test Access Port (TAP)
TAP typically has five Input/Output pins
• Test Data Input TDI
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Figure 4.1: IEEE standard JTAG architecture
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• Test Data Output TDO
• Test Clock TCLK
• Test Mode State TMS
• Test Reset TRST (optional)
4.1.3 TAP Controller
As JTAG is a serial interface, all pins take information is sampled one bit at a time on posedge
of TCLK. TAP controller is designed as a state machine. TAP controller is a 16 state finite state
machine (FSM) as shown in the figure 4.2 which controls the JTAG operation. Input to the state
machine is TMS signal. Depending on TMS value, the state machine propagates from one state
to another.
States in TAP FSM are test_logic reset ,run_test_idle, The other states are roughly divided
into two groups. The select DR scan, capture DR, shift DR, exit 1 DR, pause DR, exit 2 DR and
update DR are relate to Data Register (DR). The Select IR scan, capture IR, shift IR,exit 1 IR,
pause IR, exit 2 IR and update IR are related to Instruction Register (IR).
Test-logic-reset state is an initial state the JTAG starts from. It resets the JTAG circuits.There
are two ways to reset the JTAG, soft reset and hard reset. Soft reset is achieved by setting TMS
signal high for 5 consecutive clock cycles. Hard reset is achieved by triggering the TRST signal
to high.
To select a data register, first the instruction register should be selected. So, by applying
a sequence of values on TMS signal, the TAP generates select signals by propagating through
states, to control the selection of the data registers. The TAP controller generates select signals
like shift IR , capture IR, update IR signals for Instruction register. The instruction is is decoded
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Figure 4.2: JTAG-TAP controller Finite State Machine
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and the data register is selected. Also generates Mode signal for the each Boundary Scan Cell
when Boundary Scan Register (BSR) is selected.
4.1.4 JTAG registers
There are two types of mandatory registers, Data registers and Instruction register. The two
mandatory Data registers according to IEEE standard are Bypass Register and Boundary Scan
Register. Optional data registers are IDCODE, device specific register or internal registers which
are decided by the designer. The TDI is broadcast-ed to all the resisters. The output of the
registers is sent to TDO via a MUX.
4.1.4.1 Bypass Register (DR)
This register sends the input data from TDI to TDO when the control signal ShiftDR goes high. It
used in a case a where testing of devices with minimum overhead is needed. When this register is
selected, it acts like a short cut through the chip and the chip is not tested by JTAG. This register
helps in saving clock cycles required and test time.
4.1.4.2 Boundary scan register (DR)
BSR is the main test register. This register controls and observes system Input and output pins.
The primary inputs and outputs of the chip are stitched into BSR. It consists of Boundary scan
cells (BSC). So, in JTAG the input test data can be shifted in and the output response can be
shifted out.
While a test vector is shifted into the boundary scan register, data is also shifted out from the
previous test vector so it can be compared to the exact response.
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Input Boundary Scan Cell There are two flip flops capture and output, two controls signal
shift DR and Mode, two clocks Clock DR and Update DR. Left side of BSC is the system input




Control signal: Mode is tied to zero.
The input signal is sent from system input pin directly to internal logic on system via BSC.
2. Scan operation
Clock: Clock DR.
Control signal: Shift Dr is tied to one.
The test data is shifted in form last BSC cell to first flop to next BSC cell.
Clock: Clock DR is used for shifting the test data. There are two flipflops in BSC to isolate
system logic from the scan chain shifting.
3. Update operation
Clock: Update DR is pulsed
Control signal: Mode is tied to 1
The test data is transferred from scan flipflop to the output flipflop. This way the test
patterns can be applied to system logic.
4. Capture operation
Clock: Clock DR is pulsed.
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Control signal: Shift DR is tied to zero.
In this way, the capture of the value from the system input pin to first flipflop happens. The
test response is captured in this operation
Output Boundary Scan Cell Structure wise the output BSC is very similar to the Input BSC.
There are two flipflops capture and output, two controls signal shift DR and Mode, two clocks
Clock DR and Update DR. The only difference is System logic is on left and system output pin
is on right of BSC.
1. Normal operation.
Clock: system clock
Control signal: Mode is tied to zero.




Control signal: Shift Dr is tied to one.
The test data is shifted in form last BSC cell to first flop to next BSC cell.
Clock: Clock DR is used for shifting the test data. There are two flipflops in BSC to isolate
system logic from the scan chain shifting.
3. Update operation
Clock: Update DR is pulsed
Control signal: Mode is tied to 1
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The test data is transferred from scan flipflop to the output flipflop. This way the test
patterns can be applied to system logic.
4. Capture operation
Clock: Clock DR is pulsed.
Control signal: Shift DR is tied to zero.
In this way, the capture of the value from the system internal logic to first flipflop happens.
The test response is captured in this operation
• Scan update and capture operations are performed time and again to apply test pattern and
observe test responses.
4.1.4.3 IDCODE register (DR)
Contains IDCODE and revision number. The information is essential to connect device to
Boundary Scan Description Language(BSDL) file. This file contains information to configure
the device to boundary scan.
4.1.4.4 Device specific/Internal registers (DR)
These registers are used to access internal blocks like BISTs.
4.1.4.5 Instruction register (IR)
This register shifts in the instruction from the TDI input. Also, stores the JTAG instructions to
instruction decoder. Structure of Instruction register is very similar to Boundary scan Register.
Consists of two flipflops. One is scan flipflop and the other is output flipflop.
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To load the instruction, the control signal shift IR is set to one and pulse the clock IR signal.
After loading the instruction, Update IR clock is pulsed to update the instruction to output flipflop
which is then sent to the instruction decoder to generate the control signals
Steps to load an instruction:
1. Initialize the JTAG:
Move the state machine to Test-logic-reset state. To do that, Set TRST to one or hold TMS
high for 5 consecutive cycles.
2. Propagate to select IR state:
To do that, change TMS value on posedge of clock from 0 −→ 1 −→ 1 −→ 0 −→ 0.
3. Load Instruction:
Keep the state machine in select IR state by sending TMS as 0. Send the instruction in
through TDI.
4. Finish:
Move the state to run-test-idle state. To do that, change TMS value on posedge of clock
from 1 −→ 1 −→ 0.
4.2 JTAG instructions
There are three mandatory instructions and other optional instructions decided by the designer.
Before execution of the instruction, the instruction has to be loaded into the instruction register.
To load an instruction , the following steps are performed.
1. Intialize the JTAG:
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Move the state machine to Test-logic-reset state. To do that, Set TRST to one or hold TMS
high for 5 consecutive cycles.
2. Load Instruction:
Keep the state machine in select IR state by sending TMS as 0 as show in the figure 4.3.
Send the instruction in through TDI.
TMS: 0 −→ 1 −→ 1 −→ 0 −→ |0.....................0| −→ 1 −→ 1 −→ 0
Number of zeros in between depends on the length of the instruction code.
3. Shifting of Instruction:
Instruction is loaded through the TDI pin.
4.2.1 EXTEST
According to the IEEE standard the instruction code for EXTEST is all zeros.
EXTEST is used to test electrical faults like shorts or opens on the interconnects between
any two chips. The instruction creates connection between TDI and TDO via a Boundary Scan
Register (BSR).
4.2.2 BYPASS
According to the IEEE standard the instruction code for BYPASS is all ones.
The instruction establishes connection between TDI and TDO via a Bypass register. Mainly
used in the situation to daisy chain multiple JTAG networks with minimum overhead. Skips the
scan test on the current chip.
























































Figure 4.3: Timing diagram of TAP controller FSM
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4.2.3 SMAPLE/PRELOAD
This is instruction is not mandatory.
Sample instruction: Take a snapshot of the system input and output pins.
Preload instruction: Control the system Input and output pins.
The instruction when selected creates connection between TDI and TDO via a BSR, provided
the device is left in functional mode so that the functional data entering and leaving the device is
observed.
4.3 Design requirements of JTAG-TAP controller
The following are the design requirements for the JTAG design to access and control the MBIST
and LBIST operations.
1. Design JTAG to accomodate MBIST and LBIST selection.
2. The length of the instruction code should be 4 bits.
3. Once the connection between the TAP controller and MBIST/LBIST is made, TAP should
become transparent.
• Any change in the input signals, the TAP state-machine should not come out of the
run-test-idle state.
4. After the connection has been established, the TMS signal should be routed to the
MBIST/LBIST module.
5. Connection between JTAG and MBIST or LBIST should only be broken, upon sending a
valid hard reset signal to TAP controller.
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6. Once the MBIST/LBIST operation is done, the TMS signal should be routed to the
MBIST/LBIST module to scan the test information via TDO.
7. The revised design architecture should look like the figure 4.4.
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The most popular memory arrangement in the chip is Embedded memory[12]. As the area ded-
icated to memory has become dominant than that of logic (cite here), there is high chance for
random defects to occur on the memory arrays[13]. The memory with huge word size, example
8192 words with 32 bits wide is very hard to test as it requires immense number of gates to test
[1]. To have controllability and observability at the array level ’algorithm testing’ was developed
to detect the source of failures.
To test memory from outside tester, it is very time consuming and leads to increase in test
cost. BIST architecture is popularly used to test memory [14][15]. This architecture has few
test components built along with memory to accommodate internal testing when needed. BIST
circuitry is applied for memory testing as well as embedded core testing.
There are two things to keep in mind to test a memory. Firstly, if the input data is correctly
written and read into and from the memory. Secondly, if the input data is written and read from
correct address location of the memory [16].
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Failure on a die is due to multiple factors. Such as corrosion, electromigration etc. leading
to faults like cell or register stuck-at, driver stuck-at, read /write line stuck at, chip-select line
stuck at, Dataline stuck-at, Open and shorts between data lines, crosstalk between two data lines
(caused by coupling effect), transition, address line stuck, open and shorts in address line, open in
address decoder leading to wrong access or multiple access, neighborhood faults, array bridging
faults.
5.2 Types of faults to test for the memory
Address decoder fault (AF) The scenarios to expect this fault to occur are,
1. A particular address location access has no cell.
2. A particular cell is never accessed.
3. Few address locations accessing a single cell.
4. Multiple cells are being accessed by a single address.
The test algorithm called March, will detect this fault by two march elements (rx, ..., wxbar)
(rxbar, ..., wx).
Stuck-at fault (SAF) This fault is caused when a value of a cell or a register or a line is always
at 0 or 1.
To detect stuck-at faults, Stuck-at 0: Write 1 to all locations either in ascending order or
descending order and read 1 accordingly from all locations.
Stuck-at 1: Write 0 to all locations either in ascending order or descending order and read 0
accordingly from all locations.
5.2 Types of faults to test for the memory 32
Transition Fault This fault is caused when a cell or a line does not change from 0 to 1 (TF
rise) or 1 to 0 (TF fall).This fault is caused when a cell or a line does not change from 0 to 1 (TF
rise) or 1 to 0 (TF fall). To detect transition faults,
TF rise: (write 0, write 1, read 1) each location at a time either in ascending order or descend-
ing order.
TF fall: (write 1, write 0, read 0) each location at a time either in ascending order or descend-
ing order.
Coupling Fault This fault involves two cells.
• Victim cell and
• Aggressor cell
Fault is caused when a change in aggressor cell causes a change on victim cell.Types of coupling
faults are,
1. Inversion coupling faults
When an aggressor cell undergoes a change from 0 to 1 or 1to 0, it changes the value on
victim. To detect CF-in, consider cell V (victim) and A (aggressor).
• CF-in (A rise_ V inverted): write0 to V, write0 to A, write1 to A, read0 on V.
• CF-in (A fall_ V inverted): write0 to V, write1 to A, write0 to A, read0 on V.
2. Idempotent coupling faults
When an aggressor cell undergoes a change from 0 to 1 or 1 to 0, it forces the victim to
have value of 0 or 1. To detect CF-id, consider cell V (victim) and A (aggressor).
• CF-id (A rise_ V=0): write1 to V, write0 to A, write1 to A, read1 on V.
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• CF-id (A fall_ V=1): write0 to V, write1 to A, write0 to A, read0 on V.
• CF-id (A rise_ V=1): write0 to V, write0 to A, write1 to A, read0 on V.
• CF-id (A fall_ V=0): write1 to V, write1 to A, write0 to A, read1 on V.
3. Dynamic coupling faults
When an aggressor cell undergoes a read or write operation, it forces the victim to have
value of 0 or 1. This fault is a general case of previous fault.
4. Bridging faults
This fault is caused when there exists a short between two cells or lines. The short can be
between two or more cells or lines. It is caused due to logic stuck to a value. Checkerboard
algorithm is used to detect this fault .
5.3 Algorithm for detecting faults
The above-mentioned faults are few primary faults that need to be detected in a memory testing.
Test algorithms like walking1/0, ping-pong, Galpat, zero-one and checkerboard and March tests
detect few types of faults mentioned above [17]. March-C algorithm tests Stuck-at-fault, Address
fault, transition fault, coupling inversion fault, coupling idempotent fault and coupling dynamic
fault. Complexity is 10n. (cite here).
March C algorithm
1. Write 0’s to all locations in the memory either in increasing or decreasing order of address.
2. Read 0 and then write 1 to each memory location in increasing order of the address.
3. Read 1 and then write 0 to each memory location in increasing order of the address.
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4. Read 0 and then write 1 to each memory location in decreasing order of the address.
5. Read 1 and then write 0 to each memory location in decreasing order of the address.
6. Read 0’s from all locations of the memory either in increasing or decreasing order of
address.
The advantages in using March-C algorithm for testing memory are,
1. High fault coverage.
2. Test time is in linear relationship with memory size and hence, widely accepted.
5.4 MBIST design requirements
For this project the MBIST was designed and connected to JTAG tap controller. The design
requirements for MBIST are,
1. The MBIST controller has to be designed using a Finite State Machine.
2. MBIST to have “MARCH-C” algorithm generator.
3. MBIST output information should consist of { address location, expected data, wrong data,
memory pass/fail, test complete, test valid }.
4. Upon receiving the test mode signal, the MBIST should start outputting the test informa-
tion.
5. MBIST interface requirements are,
(a) Input ports: mbist_en, test_mode_sig
(b) Output port: test_information
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Figure 5.1: MBIST Block Diagram
(c) Ports for memory interface signals
6. Control signals for MUXes,
(a) Output signal: ctrl_sig_bist - Has to be generated by the mbist_controller.
5.5 MBIST Architecture
MBIST circuitry includes many submodules such as BIST controller (where pattern generation is
taken care of. It also has control logic), memory module and few muxes to select regular signals
or test signals based on control inputs from the BIST controller as shown in the figure 5.1.
Response analyzer is implemented in BIST controller logic, which compares the obtained output
from memory with the expected output. The interface signals for MBIST are clk, reset, mbist_en,
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Figure 5.2: MBIST controller designed as Finite State Machine
test_mode_sig, write_en, write_address, Input_data, read_en,read-address, test_information and
few Design for Test Ports.
5.5.1 Design and working of MBIST components
BIST controller is designed using a Finite State Machine as show in in the figure 5.2. BIST con-
troller receives input from JTAG TAP controller that would initiate the FSM to perform MBIST
operation. The signal responsible for MBIST operation is ‘mbist_en’ signal. The FSM is created
using 11 states. The sates are Idle-state, write_0, read_0, pipeline_check_0, check_0, write_1,
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read_1, pipeline_check_1, check_1, pre-finish and finish. In the reset high condition the FSM
states in idle_state. Once the ’mbist-en’ signal goes high, it initiates writing MARCH-C algo-
rithm to memory module by propagating through states.The FSM performs the tasks that are
listed in the March C algorithm section of this paper. The ’mbist_en’ stays high until a hard reset
is sent from the outside of the top module.
A control signal for the muxes that are associated with memory interface signals are triggered
to allow test signals to pass to and from the memory. Different muxes are meant for address inputs
and data inputs for the memory module under test. If the control signal for the muxes goes high,
the test address and test data generated by the address generator and data generator is selected to
pass through the memory.
While performing the algorithm, a check logic generated by response analyzer is ran simul-
taneously to detect and report, if there are any faults in the memory. If any fault is detected,
it is reported by toggling a flag. For multiple fault occurrences, the information about the last
fault is reported. The report consists of the fault address location, expected data and wrong data.
The response analyzer and the address and data generator modules of the MBIST circuitry is
implemented with in the BIST controller.
After finishing the MARCH-C algorithm, The FSM dumps the test information into an infor-
mation register and stays in the pre_finish state.The MBIST operation is performed only once.
This information is structured as { address location, expected data, wrong data, memory pass/fail,
test complete, test valid }. The FSM waits for test-mode signal to be sent by the TAP controller.
Upon receiving the signal, the FSM moves into finish_state and outputs the test information reg-
ister value serially to the JTAG TAP controller and states there. Only upon receiving the hard
reset signal externally, the FSM goes into idle state and gets reset. So, to trigger the MBIST first
send reset signal and then mbist_en signal.
Memory model tested here can store 4-bit data in 8 memory locations. This memory module
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has a flexibility to increase its capacity by just tweaking the ‘data width’ and ‘address width’
parameters. It has a provision to clear all the memory contents to zero whenever reset signal
goes high. It performs write operation when write enable signal is asserted. For read operation,
it needs to check for read enable signal. Write operation takes one clock cycle and read operation
takes 2 clock cycles. There is no priority logic implemented to tackle when both write enable and





The main purpose for the addition of LBIST to the internal core logic of the chip is to have
self-test methodology inside the system. This technology provides better fault coverage, quality
factor and less test time [18]. This technology in the chips is very much useful for for the
automotive, areospace and medical applications that are quality critical. High test coverage and
high fault coverage are essential qualities for functional safety[19].
6.2 LBIST Architecture
The idea of the LBIST is to use the already exsisting scan chains created for manufacture testing
purposes. It consists of four components. LBIST controller, LBIST clock controller, decompres-
sor and a compressor as show in the figure 6.1.
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Figure 6.1: LBIST Architecture Block Diagram accoring to Synopsys Document
6.2.1 LBIST Components
LBIST Decompressor The decompressor sends the input data into the scan chains present in
the core logic. The test data that is arrived through limited input pins is parallelized and sent
to multiple scan chains present inside the chip. It consists of Pseudo-random pattern generator
(PRPG)[20] and XOR phase shifter.
The PRPG consists of linear feedback shift register (LFSR) to create next data bit of the next
word. It generates the data bit using linear XOR function of it current data word. It also consists
of XOR phase shifter to remove correlations.
In the functional mode the PRPG is not clocked and remains in idle. During LBIST operation,
the user-defined seed is loaded into the PRPG parallel in a single clock cycle. It generates new
pseudo-random data word every clock cycle. This inturn used to generate scan data for internal
scan chain.
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LBIST Compressor The compressor receives the data from the scan chains present in the core
logic in unload process. It consists of XOR-tree compressor and multiple input signature register
(MISR).
In MISR, the XOR of the previous input of the register and input data signal from XOR
compressor is captured in each register.
In the functional mode, the MISR is not clocked and remains in idle [21]. During LBIST
operation, the MISR undergoes reset to inital the register values to known values .ie. zeros.
MISR is clocked for second and later patterns as the unloaded data is unknown. It captures
vlaues at every clock cycle from the XOR compressor and puts it into the present signature value
of MISR.
LBIST Contoller The controller is made using FSM to control the LBIST operation, a counter
for number of patterns to be generated and a counter for shifting the correct amount of clock
cycles for all test patterns [22].
In the functional mode its unclocked and remains idle. The registers in the FSM are set to the
reset values. In LBIST operation mode, it runs the generation of patterns and shift counters. The
load and unload operation in PRPG and MISR use shift counter to perform the LBIST operation.
When the counter hits zero, the signature value provided by the MISR is compared against the
user-mentioned value. Upon matching the circuit under test passes else fails.
LBIST Clock Contoller In functional mode, the normal functioning of clock is seen. In
LBIST mode the clock is gated to the core logic according to LBIST controller.
6.2.2 LBIST Control signals and data signals
The control and data signals are spattered into four groups. They are
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1. LBIST Operation Mode signals
2. Lbist_en and Start control Signals
3. Status signals
4. Input and output signals
LBIST Operation Mode signals There are two signals ATPG mode signal and Autonomous
mode signal to make the LBIST enter into respective modes. The LBIST first enter ATPG mode
where the inputs are driven from pins to the decompressor. After the seed is received, the LBIST
operations are performed on the core logic with the LBIST controller FSM govering the opera-
tions in the autonomous mode.
Lbist_en and Start control Signals These signals are asserted and deasserted when the
LBIST is in autonomous mode to help the MBIST controller FSM to start the LBIST opera-
tions and govern them.
Status Signals The status signal status-0 and status-1 are used to indicate the status of the
LBIST in autonomous mode. They give information regarding LBIST, idle, test running, com-
pletion of test and test pass or fail scenario.
Input and output signals These are scan signals that allow the register in MISR to access the
seed during ATPG mode.
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6.3 LBIST design
For this project the LBIST was generated using Design complier and TestMAX tools provided
by synopsis. The tool writes out the gate-level netlist of the LBIST. For the project, for easy
purposes, partial LBIST instantiation was done in the JML top module.
Chapter 7
Integration of the lower level modules to
form System on Chip design.
7.1 JML overview
Due to speeds of the test interfaces, testing a memory or an Intellectual Property core using
external tester consumes lot of time, hence affecting the test cost. External test also requires a
number of I/O pins during test mode. Built-in self test requires few I/O pins and typically can
run near or at full speed.
To design a Design For Test (DFT) system on chip by integrating Memory-Built In Self Test
(MBIST) and Logic-Built In Self Test (LBIST) accessible and controllable using a Joint Test
Action Group-Test Access Port (JTAG-TAP) Controller is an effort to create an efficient DFT
architecture at chip-level.
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Figure 7.1: JML Block Diagram
7.2 JML Architecture
A JTAG-TAP controller, MBIST and LBIST are created and integrated to form JML as show in






The signals mentioned above are directly wired into respective JTAG-TAP controller module.
The idea is to enable MBIST operation by sending the required signals through input JTAG-TAP
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ports and receive the test information form the MBIST to outside the chip via output JTAG-TAP
port.
The TAP controller module has an output port for mbist_select_o, lbist_select_o,
test_mode_o along with other standard output ports and an input port for op_fm_mbist ,
op_fm_lbist along with other standard input ports. These above mentioned signals are connected
with mbist and lbist interface signals respectively.
7.3 JML Operation
To start the JML first send reset signal, so that all the sub-modules get set to reset conditions.
Then use jml_tms signal and jml_input for selection process.
The ’mbist_select_o’ or ’lbist_select_o’ signals are selected internally through muxes before
leaving out from the TAP output port. The select of signals happen by applying value to jml_tms
signal which will make the TAP FSM to propagate through states and decode the instruction sent
through jml_input as show in the timing diagram 7.3.
In the TAP controller of the JML module, for the selection to happen, the FSM of the TAP
controller has to propagate through the highlighted states as show in the FSM diagram 7.2. Once
a selection has been made between ’mbist_select_o’ or ’lbist_select_o’, a connection is estab-
lished between JTAG-TAP and MBIST or LBIST. The enable signal is sent into MBIST/LBIST
to start self-test operation.
During this operation the JTAG-TAP controller will be transparent to the changes happen-
ing to the input and output signals. Meaning that the TAP controller should not trigger other
functional logic inside it.
After the MBIST/ LBIST completes the operation, the test_mode_o signal is made high and
sent through the JTAG to MBIST or LBIST and the information from MBIST/LBIST is scanned
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Figure 7.2: TAP controller FSM state propagation in JML
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Figure 7.3: Timing diagram explaining MBIST/LBIST selection in JML
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out through the JTAG-TAP module.
The connection is to be broken only by a hard reset signal given from outside the chip.The
TAP FSM stays in the run-test-idle state, the mbist-en or lbist-en signal stays high and the MBIST
FSM stays in the finish state until a hard reset signal is received from outside the chip. The soft
reset in the JTAG-TAP is restricted in the JML design.
Chapter 8
UVM Verification architecture for JML
This chapter holds detail discussion of the UVM verification test plan for Design Under Test
(DUT) top module (JML). Below 8.1 is the block diagram of the UVM testbench created for
JML module.
8.1 Components in the UVM Testbench
8.1.1 JML Interface
The Interface consists of mod port and a clocking block to synchronize all the signals in the block
to input clock.
Interface Signals are reset, JML input and output signals and Design For Test signals. Input
clock is passed into the interface from the testbench top.
8.1.2 JML Environment
The Environment consists of lower level component’s instances. Scoreboard, Active agent and
Passive agent are present here. It contains TLM FIFO. TLM_FIFO port handles and TLM port
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Figure 8.1: Block diagram of the UVM testbench for JML module
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handles for connecting the lower level modules. The TLM FIFO is instantiated in the environ-
ment to have visibility in the UVM hierarchy.
8.1.3 JML Scoreboard
The Scoreboard receives the output transaction from the DUT via Monitor_out→ Passive_agent.
The ports used to connect the components in the hierarchy are blocking (put → put → import)
ports.
Scoreboard receives the golden output transaction from the Monitor_in via Active_agent →
TLM FIFO. The ports used to connect to connect the components and TLM FIFO in the hierarchy
are blocking (put→ put→ fifo_ab.put_export→ fifo_ab.get_export→ get) ports.
The golden output transaction is sent when the stimulus is driven into the DUT, As the DUT
takes some time to process and output, The golden output transaction is stored in the TLM-FIFO.
The scoreboard takes the golden output transaction from the TLM-FIFO only when it receives
output transaction and compares it using compare logic task and outputs test success or failure
information.
8.1.4 JML Active_agent
JML Active_agent consist of instances of lower level modules such as sequencer, driver and
monitor_in. Also, the handles of the TLM ports used for connecting these components are in
Active_agent. It connects the TLM interface between the driver and sequencer.
8.1.5 JML Passive_agent
JML Active_agent consist of instance of monitor_out. Also, the handle of the TLM ports of
Monitor_out.
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8.1.6 JML Sequence
The sequence creates input transactions. It randomizes the stimulus. It drives the data packets to
the driver using handshake protocol. The protocol is done by using few methods like start_item(),
randomize (), finish_item().
There are two local variables allocated to decide the number of times mbist select and lbist
select is going to happen. These variables are going to be randomized between 1 to 10. Accord-
ingly the input transaction is created using constraints.
8.1.7 JML Transaction_in
The transaction_in is the input data packet that will be sent to the DUT. This contains all the
driving signals that need to be randomized and not randomize. It is created by the sequence and
sent to the driver via sequencer.
8.1.8 JML Driver
The driver consists of the tasks that drives the input transaction as an input-pin signal to the
DUT. It communicates with the sequence using handshake protocol. The handshake proto-
col is done by called few methods such as seq_item_port.get_next_item(), driving logic task,
seq_item_port.item_done().
8.1.9 JML Monitor_in
Monitor_in puts golden output transaction into TLM FIFO, when an input is driven into the DUT.
Monitor_in is used for observing the input pins of the DUT.
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8.1.10 JML Monitor_out
Monitor_out converts the output pin signal value from the DUT to output transaction and sends
it to the scoreboard for comparison between the output and golden output. Read task is created
to read the output transaction when the DUT when ready.
8.1.11 JML Test
It contains the environment instance. It creates and starts the sequence by using a method called
jml_sequence.start(). There can be multiple test cases containing multiple test scenarios to test
the DUT. In this test plan there is only one test-case.
8.1.12 JML Testbench top
Testbench top contains the DUT instance, interface instance and clock generator logic. The test
clock is of 100Mhz.
Chapter 9
Results
Results of the functional simulation of JML module are presented in this chapter. All the sub
modules and the JML top level module are designed in Verilog-Hardware Description Language
(Verilog-HDL) and tested first using a traditional Verilog-HDL testbench first and later using
UVM testbench.
9.1 Selection of MBIST and LBIST through TAP controller
Figure 9.1 shows the RTL simulation of selection of MBIST and LBIST through TAP controller.
The testbench is first written in verilog-HDL. Here, the testbench sends required input signals
to TAP controller to select MBIST first, then LBIST and MBIST again. Figure 9.1 shows the
propagation of required input signals from Testbench to JML module to JTAG TAP controller to
set ’mbist_en’ or ’lbist-en’ signal high. The mbist_en or lbist_en is stays high until it MBIST or
LBIST receives a hard reset. To Select LBIST after MBIST, a reset signal should be applied so
that the TAP controller gets reset-ted and to perform new selection.
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Figure 9.1: MBIST/LBIST seletion through TAP
Figure 9.2: March-C Algorithm performed on memory
9.2 MBIST operation result
Figure 9.2 shows the RTL simulation of selection of MBIST operation.
MARCH-C algorithm is written into the memory upon receiving ’mbist-en’ signal. After the
MARCH-C algorithm has been performed. The MBIST upon seeing the test mode signal value
to go high it outputs the test information. The ’test_mode_sig’ is sent from testbench to JML
module to TAP controller. During MBIST operation the ’test_mode_signal’ is directly routed to
MBIST.
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Figure 9.3: Test information from MBIST upon Memory pass
9.2.1 Memory pass scenario
Figure 9.3 shows the RTL simulation waveform showing the test information output-ed from
MBIST during the Memory pass scenario. The information from the ’Test_infor_reg’ is out-
putted serially through test_information pin upon receiving ’test_mode_signal’.
9.2.2 Memory fail scenario
Figure 9.4 shows the RTL simulation waveform showing the test information output-ed from
MBIST during the Memory fail scenario. The information from the ’Test_info_reg’ is output-ed
serially through test_information pin upon receiving ’test_mode_signal’. The test information
comprises of {address_location, expected data, wrong data, memory pass/fail, test-complete,
test-valid}. The first bit of the test information is one as it represents test valid signal and it is set
to 1 at the beginning of MBIST or LBIST operation.
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Figure 9.4: Test information from MBIST upon Memory fail
Chapter 10
Conclusion
The lower level modules such as JTAG-TAP controller, MBIST and LBIST were designed and
integrated in the JML top module. This top module has only five interface signals which are
directly connected to the Test Access Ports of the JTAG. The test signals related to MBIST
and LBIST operation are sent to the MBIST or LBIST through the TAP controller. Once the
operation is done, test-mode signal is sent from the JML top module through TAP controller to
the sub-modules to output the test information. The test information is scanned out through TAP
controller to the output pins of the JML module.
The challenging part for verifying the JML design is that, the verification engineer has to
know exactly the time required for MBIST or LBIST operation to finish. Only then the test-mode
signal can be set high and be sent to the DUT from the testbench to extract the test information
from MBIST or LBIST.
The design of the JML top module is verified using a Verilog-HDL testbench and results
are obtained. The UVM testbench architecture was created for JML. But, there was problem in
driving the transactions in and out from the DUT. This problem requires more debugging and
due to time constraints, the design verification using UVM is unfinished.
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10.1 Future Work
The LBIST circuit has been generated using TestMAX tool by Synopsys. A gate-level net-list
was generated. But, due to time restrictions, a partial instantiation of the LBIST was done to
connect with the TAP controller. In future, the a full instantiation of LBIST has to be done so
that the LBIST operation can be controlled through TAP controller.
The MBIST performs only MARCH-C algorithm, In future, more test algorithms should be
incorporated in the MBIST operation. In the current project a single memory was tested by the
MBIST. In future, multiple memories of varied sizes should be tested by the MBIST. This can be
achieved by connecting multiple memories in the daisy chain fashion during MBIST operation.
Currently the verification of the top level design is done using directed testbench. Though
the UVM verification architecture is created for the JML top module, there are few run-time
issues in driving the transactions to and from the DUT. In future, work has to be done to solve
the run-time issues. Also, coverage and assertions based testing should be implemented to have
more robust verification plan.
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I.1 RTL design (JML)
I.1.1 JML Top
1
2 module JML (
3 j m l _ r e s e t ,
4 j m l _ c l k ,
5 j m l _ i n p u t ,
6 jml_tms ,
7 j m l _ o u t p u t ,
8 j m l _ o u t p u t _ e n ,
9
10 scan_ in0 ,
11 scan_en ,
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12 s c a n _ o u t 0
13 ) ;
14
15 i n p u t
16 j m l _ r e s e t ,
17 j m l _ c l k ,
18 jml_tms ,
19 j m l _ i n p u t ,
20
21 scan_ in0 ,
22 scan_en ;
23
24 o u t p u t
25 s c a n _ o u t 0 ;
26
27 o u t p u t
28 j m l _ o u t p u t ,
29 j m l _ o u t p u t _ e n ;
30
31 wi r e
32 t e s t _ s i g _ j t a g _ m b i s t ,
33 o p _ m b i s t _ i p _ j t a g ,
34 t e s t _ m o d e _ f m _ t a p _ m b i s t ;
35 wi r e
36 t e s t _ s i g _ j t a g _ l b i s t ,
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37 o p _ l b i s t _ i p _ j t a g ,




42 t a p _ c o n t r o l l e r t a p (
43
44 / / JTAG_TAP p i n s
45 . i _ t m s ( jml_ tms ) ,
46 . i _ t c k ( j m l _ c l k ) ,
47 . i _ r s t ( j m l _ r e s e t ) ,
48 . i _ t d i ( j m l _ i n p u t ) ,
49 . o_ tdo ( j m l _ o u t p u t ) ,
50 . o_ tdo_en ( j m l _ o u t p u t _ e n ) ,
51
52 / / TAP s t a t e s o u t p u t
53 . o _ s f t _ d r ( ) ,
54 . o_pus_dr ( ) ,
55 . o_up_dr ( ) ,
56 . o_cp_dr ( ) ,
57
58 / / S e l e c t s i g n a l s
59 . o _ e x t _ s e l ( ) ,
60 . o _ s p _ s e l ( ) ,
61 . o _ m b i s t _ s e l ( t e s t _ s i g _ j t a g _ m b i s t ) ,
I.1 RTL design (JML) I-4
62 . o _ t e s t m o d e _ s i ( t e s t _ m o d e _ f m _ t a p _ b i s t ) ,
63 . o _ l b i s t _ s e l ( t e s t _ s i g _ j t a g _ l b i s t ) ,
64 . o _ d e b g _ s e l ( ) ,
65
66
67 / / TDO −−> TDI of sub−modules
68 . o_ tdo_sub ( ) ,
69
70 / / sub−modules −− > TDI
71 . i _ t d i _ d e g b ( ) ,
72 . i _ t d i _ b i s t c h a i n ( ) ,
73 . op_fm_mbis t ( o p _ m b i s t _ i p _ j t a g ) ,
74 . o p _ f m _ l b i s t ( o p _ l b i s t _ i p _ j t a g ) ,
75
76 . s c a n _ i n 0 ( ) ,
77 . scan_en ( ) ,




82 mem_mbist m_b i s t (
83 . c l k ( j m l _ c l k ) ,
84 . r e s e t ( j m l _ r e s e t ) ,
85 . m b i s t _ e n ( t e s t _ s i g _ j t a g _ m b i s t ) ,
86 . t e s t _ m o d e _ s i g ( t e s t _ m o d e _ f m _ t a p _ b i s t ) ,
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87
88 . w r i t e _ e n ( ) ,
89 . w r i t e _ a d d r e s s ( ) ,
90 . i n p u t _ d a t a ( ) ,
91
92 . r e a d _ e n ( ) ,
93 . r e a d _ a d d r e s s ( ) ,
94
95 . t e s t _ i n f o r m a t i o n ( o p _ m b i s t _ i p _ j t a g ) ,
96
97 . s c a n _ i n 0 ( ) ,
98 . scan_en ( ) ,




103 l b i s t l _ b i s t (
104 . c l k ( j m l _ c l k ) ,
105 . r e s e t ( j m l _ r e s e t ) ,
106 . l b i s t _ e n ( t e s t _ s i g _ j t a g _ l b i s t ) ,
107 . t e s t _ m o d e _ s i g _ l ( t e s t _ m o d e _ f m _ t a p _ b i s t ) ,
108
109 . i n p u t _ d a t a ( ) ,
110
111 . t e s t _ i n f o r m a t i o n _ l ( o p _ l b i s t _ i p _ j t a g ) ,
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112
113 . s c a n _ i n 0 ( ) ,
114 . scan_en ( ) ,
115 . s c a n _ o u t 0 ( )
116 ) ;
117
118 endmodule / / JML
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I.1.2 JTAG-TAP Defines
1
2 / / D e f i n i n g d e f a u l t ID Value
3 ‘ d e f i n e ID_VAL 32 ’ h149511c3
4
5 / / Length o f t h e IR
6 ‘ d e f i n e IR_LEN 4
7
8 / / JTAG I n s t r u c t i o n s
9 ‘ d e f i n e EXT 4 ’ b0000
10 ‘ d e f i n e SAM_PRE 4 ’ b0001
11 ‘ d e f i n e ID 4 ’ b0010
12 ‘ d e f i n e DEG 4 ’ b1000
13 ‘ d e f i n e MBIST 4 ’ b1010
14 ‘ d e f i n e LBIST 4 ’ b0101
15 ‘ d e f i n e BYP 4 ’ b1111




3 / / Top module
4 module t a p _ c o n t r o l l e r (
5 / / JTAG_TAP p i n s
6 i_ tms ,
7 i _ t c k ,
8 i _ r s t ,




13 / / TAP s t a t e s o u t p u t





19 / / S e l e c t s i g n a l s
20 o _ e x t _ s e l ,
21 o _ s p _ s e l ,
22 o _ m b i s t _ s e l ,
23 o _ t e s t m o d e _ s i ,
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24 o _ l b i s t _ s e l ,
25 o_debg_se l ,
26
27 / / TDO −−> TDI of sub−modules
28 o_tdo_sub ,
29
30 / / sub−modules −− > TDI
31 i _ t d i _ d e g b ,
32 i _ t d i _ b i s t c h a i n ,
33 op_fm_mbist ,
34 o p _ f m _ l b i s t ,
35
36 scan_ in0 ,
37 scan_en ,




42 / / JTAG_TAP p i n s
43 i n p u t i _ t m s ;
44 i n p u t i _ t c k ;
45 i n p u t i _ r s t ;
46 i n p u t i _ t d i ;
47 o u t p u t o_ tdo ;
48 o u t p u t o_ tdo_en ;
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49
50 / / TAP s t a t e s o u t p u t
51 o u t p u t o _ s f t _ d r ;
52 o u t p u t o_pus_dr ;
53 o u t p u t o_up_dr ;
54 o u t p u t o_cp_dr ;
55
56 / / S e l e c t s i g n a l s
57 o u t p u t o _ e x t _ s e l ;
58 o u t p u t o _ s p _ s e l ;
59 o u t p u t o _ m b i s t _ s e l ;
60 o u t p u t o _ t e s t m o d e _ s i ;
61 o u t p u t o _ l b i s t _ s e l ;
62 o u t p u t o _ d e b g _ s e l ;
63
64 / / TDO −−> TDI of sub−modules
65 o u t p u t o_ tdo_sub ;
66 o u t p u t s c a n _ o u t 0 ;
67
68 / / sub−modules −− > TDI
69 i n p u t i _ t d i _ d e g b ;
70 i n p u t i _ t d i _ b i s t c h a i n ;
71 i n p u t op_fm_mbis t ;
72 i n p u t o p _ f m _ l b i s t ;
73
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74 i n p u t s c a n _ i n 0 ;
75 i n p u t scan_en ;
76
77 / / I n t e r n a l R e g i s t e r s
78 r e g t l r _ s t ;
79 r e g r t i _ s t ;
80 r e g s e l _ d r _ s t ;
81 r e g c p _ d r _ s t ;
82 r e g s h f t _ d r _ s t ;
83 r e g e x t 1 _ d r _ s t ;
84 r e g p u s _ d r _ s t ;
85 r e g e x t 2 _ d r _ s t ;
86 r e g u p _ d r _ s t ;
87 r e g s e l _ i r _ s t ;
88 r e g c p _ i r _ s t ;
89 r e g s h f t _ i r _ s t , s h f t _ i r _ s t _ n e g ;
90 r e g e x t 1 _ i r _ s t ;
91 r e g p u s _ i r _ s t ;
92 r e g e x t 2 _ i r _ s t ;
93 r e g u p _ i r _ s t ;
94 r e g e x t _ s e l ;
95 r e g s p _ s e l ;
96 r e g i d _ s e l ;
97 r e g m b i s t _ s e l ;
98 r e g tm_ s ig ;
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99 r e g l b i s t _ s e l ;
100 r e g d e b g _ s e l ;
101 r e g b y p _ s e l ;
102 r e g o_ tdo ;
103 r e g o_ tdo_en ;
104 r e g t m s _ s h f t 1 , t m s _ s h f t 2 , t m s _ s h f t 3 , t m s _ s h f t 4 ;
105 wi r e s o f t _ r e s ;
106
107
108 a s s i g n o_ tdo_sub = i _ t d i ;
109 a s s i g n o _ s f t _ d r = s h f t _ d r _ s t ;
110 a s s i g n o_pus_dr = p u s _ d r _ s t ;
111 a s s i g n o_up_dr = u p _ d r _ s t ;
112 a s s i g n o_cp_dr = c p _ d r _ s t ;
113
114
115 a s s i g n o _ e x t _ s e l = e x t _ s e l ;
116 a s s i g n o _ s p _ s e l = s p _ s e l ;
117 a s s i g n o _ m b i s t _ s e l = m b i s t _ s e l ;
118 a s s i g n o _ t e s t m o d e _ s i = tm_ s ig ;
119 a s s i g n o _ l b i s t _ s e l = l b i s t _ s e l ;
120 a s s i g n o _ d e b g _ s e l = d e b g _ s e l ;
121
122
123 a lways @ ( posedge i _ t c k )
I.1 RTL design (JML) I-13
124 b e g i n
125 t m s _ s h f t 1 <= i _ t m s ;
126 t m s _ s h f t 2 <= t m s _ s h f t 1 ;
127 t m s _ s h f t 3 <= t m s _ s h f t 2 ;




132 a s s i g n s o f t _ r e s = ( m b i s t _ s e l | l b i s t _ s e l ) ? 0 : ( t m s _ s h f t 1 &









139 / / t l r _ s t s t a t e
140 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
141 b e g i n
142 i f ( i _ r s t )
143 t l r _ s t <= 1 ’ b1 ;
144 e l s e i f ( s o f t _ r e s )
I.1 RTL design (JML) I-14
145 t l r _ s t <= 1 ’ b1 ;
146 e l s e
147 b e g i n
148 i f ( i _ t m s & ( t l r _ s t | s e l _ i r _ s t ) )
149 t l r _ s t <= 1 ’ b1 ;
150 e l s e




155 / / r t i _ s t s t a t e
156 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
157 b e g i n
158 i f ( i _ r s t )
159 r t i _ s t <= 1 ’ b0 ;
160 e l s e i f ( s o f t _ r e s )
161 r t i _ s t <= 1 ’ b0 ;
162 e l s e
163 i f (~ i _ t m s & ( t l r _ s t | r t i _ s t | u p _ d r _ s t | u p _ i r _ s t ) )
164 r t i _ s t <= 1 ’ b1 ;
165 e l s e
166 r t i _ s t <= 1 ’ b0 ;
167 end
168
169 / / s e l _ d r _ s t s t a t e
I.1 RTL design (JML) I-15
170 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
171 b e g i n
172 i f ( i _ r s t )
173 s e l _ d r _ s t <= 1 ’ b0 ;
174 e l s e i f ( s o f t _ r e s )
175 s e l _ d r _ s t <= 1 ’ b0 ;
176 e l s e
177 i f ( i _ t m s & ( r t i _ s t | u p _ d r _ s t | u p _ i r _ s t ) )
178 s e l _ d r _ s t <= 1 ’ b1 ;
179 e l s e
180 s e l _ d r _ s t <= 1 ’ b0 ;
181 end
182
183 / / c p _ d r _ s t s t a t e
184 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
185 b e g i n
186 i f ( i _ r s t )
187 c p _ d r _ s t <= 1 ’ b0 ;
188 e l s e i f ( s o f t _ r e s )
189 c p _ d r _ s t <= 1 ’ b0 ;
190 e l s e
191 i f (~ i _ t m s & s e l _ d r _ s t )
192 c p _ d r _ s t <= 1 ’ b1 ;
193 e l s e
194 c p _ d r _ s t <= 1 ’ b0 ;
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195 end
196
197 / / s h f t _ d r _ s t s t a t e
198 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
199 b e g i n
200 i f ( i _ r s t )
201 s h f t _ d r _ s t <= 1 ’ b0 ;
202 e l s e i f ( s o f t _ r e s )
203 s h f t _ d r _ s t <= 1 ’ b0 ;
204 e l s e
205 i f (~ i _ t m s & ( c p _ d r _ s t | s h f t _ d r _ s t | e x t 2 _ d r _ s t ) )
206 s h f t _ d r _ s t <= 1 ’ b1 ;
207 e l s e
208 s h f t _ d r _ s t <= 1 ’ b0 ;
209 end
210
211 / / e x t 1 _ d r _ s t s t a t e
212 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
213 b e g i n
214 i f ( i _ r s t )
215 e x t 1 _ d r _ s t <= 1 ’ b0 ;
216 e l s e i f ( s o f t _ r e s )
217 e x t 1 _ d r _ s t <= 1 ’ b0 ;
218 e l s e
219 i f ( i _ t m s & ( c p _ d r _ s t | s h f t _ d r _ s t ) )
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220 e x t 1 _ d r _ s t <= 1 ’ b1 ;
221 e l s e
222 e x t 1 _ d r _ s t <= 1 ’ b0 ;
223 end
224
225 / / p u s _ d r _ s t s t a t e
226 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
227 b e g i n
228 i f ( i _ r s t )
229 p u s _ d r _ s t <= 1 ’ b0 ;
230 e l s e i f ( s o f t _ r e s )
231 p u s _ d r _ s t <= 1 ’ b0 ;
232 e l s e
233 i f (~ i _ t m s & ( e x t 1 _ d r _ s t | p u s _ d r _ s t ) )
234 p u s _ d r _ s t <= 1 ’ b1 ;
235 e l s e
236 p u s _ d r _ s t <= 1 ’ b0 ;
237 end
238
239 / / e x t 2 _ d r _ s t s t a t e
240 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
241 b e g i n
242 i f ( i _ r s t )
243 e x t 2 _ d r _ s t <= 1 ’ b0 ;
244 e l s e i f ( s o f t _ r e s )
I.1 RTL design (JML) I-18
245 e x t 2 _ d r _ s t <= 1 ’ b0 ;
246 e l s e
247 i f ( i _ t m s & p u s _ d r _ s t )
248 e x t 2 _ d r _ s t <= 1 ’ b1 ;
249 e l s e
250 e x t 2 _ d r _ s t <= 1 ’ b0 ;
251 end
252
253 / / u p _ d r _ s t s t a t e
254 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
255 b e g i n
256 i f ( i _ r s t )
257 u p _ d r _ s t <= 1 ’ b0 ;
258 e l s e i f ( s o f t _ r e s )
259 u p _ d r _ s t <= 1 ’ b0 ;
260 e l s e
261 i f ( i _ t m s & ( e x t 1 _ d r _ s t | e x t 2 _ d r _ s t ) )
262 u p _ d r _ s t <= 1 ’ b1 ;
263 e l s e
264 u p _ d r _ s t <= 1 ’ b0 ;
265 end
266
267 / / s e l _ i r _ s t s t a t e
268 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
269 b e g i n
I.1 RTL design (JML) I-19
270 i f ( i _ r s t )
271 s e l _ i r _ s t <= 1 ’ b0 ;
272 e l s e i f ( s o f t _ r e s )
273 s e l _ i r _ s t <= 1 ’ b0 ;
274 e l s e
275 i f ( i _ t m s & s e l _ d r _ s t )
276 s e l _ i r _ s t <= 1 ’ b1 ;
277 e l s e
278 s e l _ i r _ s t <= 1 ’ b0 ;
279 end
280
281 / / c p _ i r _ s t s t a t e
282 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
283 b e g i n
284 i f ( i _ r s t )
285 c p _ i r _ s t <= 1 ’ b0 ;
286 e l s e i f ( s o f t _ r e s )
287 c p _ i r _ s t <= 1 ’ b0 ;
288 e l s e
289 i f (~ i _ t m s & s e l _ i r _ s t )
290 c p _ i r _ s t <= 1 ’ b1 ;
291 e l s e
292 c p _ i r _ s t <= 1 ’ b0 ;
293 end
294
I.1 RTL design (JML) I-20
295 / / s h f t _ i r _ s t s t a t e
296 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
297 b e g i n
298 i f ( i _ r s t )
299 s h f t _ i r _ s t <= 1 ’ b0 ;
300 e l s e i f ( s o f t _ r e s )
301 s h f t _ i r _ s t <= 1 ’ b0 ;
302 e l s e
303 i f (~ i _ t m s & ( c p _ i r _ s t | s h f t _ i r _ s t | e x t 2 _ i r _ s t ) )
304 s h f t _ i r _ s t <= 1 ’ b1 ;
305 e l s e
306 s h f t _ i r _ s t <= 1 ’ b0 ;
307 end
308
309 / / e x t 1 _ i r _ s t s t a t e
310 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
311 b e g i n
312 i f ( i _ r s t )
313 e x t 1 _ i r _ s t <= 1 ’ b0 ;
314 e l s e i f ( s o f t _ r e s )
315 e x t 1 _ i r _ s t <= 1 ’ b0 ;
316 e l s e
317 i f ( i _ t m s & ( c p _ i r _ s t | s h f t _ i r _ s t ) )
318 e x t 1 _ i r _ s t <= 1 ’ b1 ;
319 e l s e
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320 e x t 1 _ i r _ s t <= 1 ’ b0 ;
321 end
322
323 / / p u s _ i r _ s t s t a t e
324 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
325 b e g i n
326 i f ( i _ r s t )
327 p u s _ i r _ s t <= 1 ’ b0 ;
328 e l s e i f ( s o f t _ r e s )
329 p u s _ i r _ s t <= 1 ’ b0 ;
330 e l s e
331 i f (~ i _ t m s & ( e x t 1 _ i r _ s t | p u s _ i r _ s t ) )
332 p u s _ i r _ s t <= 1 ’ b1 ;
333 e l s e
334 p u s _ i r _ s t <= 1 ’ b0 ;
335 end
336
337 / / e x t 2 _ i r _ s t s t a t e
338 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
339 b e g i n
340 i f ( i _ r s t )
341 e x t 2 _ i r _ s t <= 1 ’ b0 ;
342 e l s e i f ( s o f t _ r e s )
343 e x t 2 _ i r _ s t <= 1 ’ b0 ;
344 e l s e
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345 i f ( i _ t m s & p u s _ i r _ s t )
346 e x t 2 _ i r _ s t <= 1 ’ b1 ;
347 e l s e
348 e x t 2 _ i r _ s t <= 1 ’ b0 ;
349 end
350
351 / / u p _ i r _ s t s t a t e
352 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
353 b e g i n
354 i f ( i _ r s t )
355 u p _ i r _ s t <= 1 ’ b0 ;
356 e l s e i f ( s o f t _ r e s )
357 u p _ i r _ s t <= 1 ’ b0 ;
358 e l s e
359 i f ( i _ t m s & ( e x t 1 _ i r _ s t | e x t 2 _ i r _ s t ) )
360 u p _ i r _ s t <= 1 ’ b1 ;
361 e l s e






367 i n s t _ r e g _ t a p : JTAG_TAP_IR
I.1 RTL design (JML) I-23
368 *********************************************************************************
* /
369 r e g [ ‘IR_LEN−1:0] i n s t _ r e g _ t a p ; / / I n s t r u c t i o n
r e g i s t e r
370 r e g [ ‘IR_LEN−1:0] l _ i n s t _ r e g _ t a p , l _ i n s t _ r e g _ t a p _ n ;
371 r e g t d o _ i n s t ;
372
373 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
374 b e g i n
375 i f ( i _ r s t )
376 i n s t _ r e g _ t a p [ ‘IR_LEN−1:0] <= ‘IR_LEN ’ b0 ;
377 e l s e i f ( c p _ i r _ s t )
378 i n s t _ r e g _ t a p <= 4 ’ b0101 ; / / Th i s v a l u e i s f i x e d
f o r e a s i e r f a u l t d e t e c t i o n
379 e l s e i f ( s h f t _ i r _ s t )
380 i n s t _ r e g _ t a p [ ‘IR_LEN−1:0] <= { i _ t d i , i n s t _ r e g _ t a p [ ‘IR_LEN
−1 : 1 ] } ;
381 end
382
383 a lways @ ( negedge i _ t c k )
384 b e g i n




I.1 RTL design (JML) I-24
389 / *
*********************************************************************************
390 l o g i c f o r i d
391 *********************************************************************************
* /
392 r e g [ 3 1 : 0 ] i d _ r e g _ i n t ;
393 r e g i d _ t d o _ i n t ;
394
395 a lways @ ( posedge i _ t c k )
396 b e g i n
397 i f ( i d _ s e l & s h f t _ d r _ s t )
398 i d _ r e g _ i n t <= { i _ t d i , i d _ r e g _ i n t [ 3 1 : 1 ] } ;
399 e l s e
400 i d _ r e g _ i n t <= ‘ID_VAL ;
401 end
402
403 a lways @ ( negedge i _ t c k )
404 b e g i n






I.1 RTL design (JML) I-25
410 l o g i c f o r Bypass ing
411 *********************************************************************************
* /
412 r e g b y p _ t d o _ i n t ;
413 r e g b y p _ r e g _ i n t ;
414
415 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
416 b e g i n
417 i f ( i _ r s t )
418 b y p _ r e g _ i n t <= 1 ’ b0 ;
419 e l s e i f ( s h f t _ d r _ s t )
420 b y p _ r e g _ i n t <= i _ t d i ;
421 end
422
423 a lways @ ( negedge i _ t c k )
424 b e g i n





429 A c t i v a t i o n o f I n s t r u c t i o n s




432 / / Upda t ing i n s t _ r e g _ t a p ( I n s t r u c t i o n R e g i s t e r )
433 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
434 b e g i n
435 i f ( i _ r s t )
436 l _ i n s t _ r e g _ t a p <= ‘ID ;
437 e l s e i f ( s o f t _ r e s )
438 l _ i n s t _ r e g _ t a p <= ‘ID ;
439 e l s e i f ( u p _ i r _ s t )
440 l _ i n s t _ r e g _ t a p <= i n s t _ r e g _ t a p ;
441 end
442
443 a lways @ ( l _ i n s t _ r e g _ t a p )
444 b e g i n
445 e x t _ s e l = 1 ’ b0 ;
446 s p _ s e l = 1 ’ b0 ;
447 i d _ s e l = 1 ’ b0 ;
448 m b i s t _ s e l = 1 ’ b0 ;
449 l b i s t _ s e l = 1 ’ b0 ;
450 d e b g _ s e l = 1 ’ b0 ;
451 b y p _ s e l = 1 ’ b0 ;
452
453 c a s e ( l _ i n s t _ r e g _ t a p )
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454 ‘EXT : e x t _ s e l = 1 ’ b1 ;
455 ‘SAM_PRE : s p _ s e l = 1 ’ b1 ;
456 ‘ID : i d _ s e l = 1 ’ b1 ;
457 ‘MBIST : m b i s t _ s e l = 1 ’ b1 ;
458 ‘LBIST : l b i s t _ s e l = 1 ’ b1 ;
459 ‘DEG : d e b g _ s e l = 1 ’ b1 ;
460 ‘BYP : b y p _ s e l = 1 ’ b1 ;
461 d e f a u l t : b y p _ s e l = 1 ’ b1 ;









469 a lways @ ( posedge i _ t c k o r posedge i _ r s t )
470 b e g i n
471 i f ( i _ r s t )
472 tm_s ig <= 0 ;
473 e l s e i f ( m b i s t _ s e l | | l b i s t _ s e l )
474 tm_s ig <= i _ t m s ;
475 e l s e
I.1 RTL design (JML) I-28









483 a lways @ ( s h f t _ i r _ s t _ n e g or e x t 1 _ i r _ s t o r t d o _ i n s t o r
l _ i n s t _ r e g _ t a p _ n or i d _ t d o _ i n t o r
484 i _ t d i _ d e g b or i _ t d i _ b i s t c h a i n o r op_fm_mbis t o r
o p _ f m _ l b i s t o r
485 b y p _ t d o _ i n t )
486 b e g i n
487 i f ( s h f t _ i r _ s t _ n e g )
488 o_ tdo = t d o _ i n s t ;
489 e l s e
490 b e g i n
491 c a s e ( l _ i n s t _ r e g _ t a p _ n )
492 ‘ID : o_ tdo = i d _ t d o _ i n t ;
493 ‘DEG : o_ tdo = i _ t d i _ d e g b ;
494 ‘SAM_PRE : o_ tdo = i _ t d i _ b i s t c h a i n ;
495 ‘EXT : o_ tdo = i _ t d i _ b i s t c h a i n ;
I.1 RTL design (JML) I-29
496 ‘MBIST : o_ tdo = op_fm_mbis t ;
497 ‘LBIST : o_ tdo = o p _ f m _ l b i s t ;
498 d e f a u l t : o_ tdo = b y p _ t d o _ i n t ;




503 / / T r i s t a t e c o n t r o l f o r o_ tdo p i n
504 a lways @ ( negedge i _ t c k )
505 b e g i n




510 a lways @ ( negedge i _ t c k )
511 b e g i n
512 s h f t _ i r _ s t _ n e g <= s h f t _ i r _ s t ;





I.1 RTL design (JML) I-30
I.1.4 MBIST
1 / *
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2
3 Memory B i s t w i th March Algo r i t hm
4 No_of s t a t e s = 11
5
6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
* /
7
8 module mem_mbist # (
9 p a r a m e t e r DATA_WIDTH = 4 ,
10 ADDRESS_WIDTH = 3
11 )
12 (
13 c lk ,
14 r e s e t ,
15 mbis t_en ,
16 t e s t _ m o d e _ s i g ,
17
18 w r i t e _ e n ,
19 w r i t e _ a d d r e s s ,
20 i n p u t _ d a t a ,
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21
22 read_en ,
23 r e a d _ a d d r e s s ,
24
25 t e s t _ i n f o r m a t i o n ,
26
27 scan_ in0 ,
28 scan_en ,
29 s c a n _ o u t 0
30 ) ;
31
32 i n p u t
33 c lk ,
34 r e s e t ,
35 mbis t_en ,
36 t e s t _ m o d e _ s i g ,
37
38 w r i t e _ e n ,
39 r e a d _ e n ;
40
41 i n p u t [ADDRESS_WIDTH−1:0]
42 w r i t e _ a d d r e s s ;
43 i n p u t [DATA_WIDTH−1:0]
44 i n p u t _ d a t a ;
45 i n p u t [ADDRESS_WIDTH−1:0]
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46 r e a d _ a d d r e s s ;
47
48 i n p u t
49 scan_ in0 ,
50 scan_en ;
51
52 o u t p u t r e g
53 t e s t _ i n f o r m a t i o n ;
54 o u t p u t r e g / / need t o v e r i f y
55 s c a n _ o u t 0 ;
56
57
58 r e g [ADDRESS_WIDTH−1:0]
59 wr i t e_add re s s_mux ,
60 read_addre s s_mux ;
61
62 r e g [DATA_WIDTH−1:0]
63 inpu t_da ta_mux ,
64 p a t t e r n _ d a t a ;
65
66 r e g [ADDRESS_WIDTH−1:0]
67 w r i t e _ a d d r e s s _ g e n ,
68 r e a d _ a d d r e s s _ g e n ;
69
70 r e g [ ( ADDRESS_WIDTH+(2*DATA_WIDTH) ) −1:0]
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71 f a i l _ i n f o ;
72
73 r e g [ ( ( ADDRESS_WIDTH+(2*DATA_WIDTH) ) +3) −1:0]
74
75 t e s t _ i n f o _ r e g ; / / t e s t _ i n f o _ r e g <= { f a i l _ i n f o ,
t e s t _ p a s s _ f a i l , t e s t _ c o m p l e t e , t e s t _ v a l i d _ b i s t } ;
76
77 r e g
78 t e s t _ r e p o r t _ f m _ b i s t ,
79 t e s t _ v a l i d _ b i s t ,
80 t e s t _ c o m p l e t e ,
81 t e s t _ c o m p l e t e _ p i p e ,
82 t e s t _ p a s s _ f a i l ;
83
84
85 r e g
86 c t r l _ s i g _ b i s t ,
87 wr i t e_ en _g en ,
88 read_en_gen ,
89 wri te_en_mux ,
90 read_en_mux ,
91 c h e c k _ s i g n a l _ 0 ,
92 c h e c k _ s i g n a l _ 1 ;
93
94 i n t e g e r
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95 s e t , i n i t , n ;
96
97
98 r e g [ 1 0 : 0 ]
99 s t a t e _ v a r ;
100 r e g [ 1 0 : 0 ]
101 n e x t _ s t a t e _ v a r ;
102
103 wi r e [DATA_WIDTH−1:0]





108 l o c a l p a r a m i d l e _ s t a t e = 11 ’ b00000000001 ,
109 w r i t e _ 0 = 11 ’ b00000000010 ,
110 r ea d_ 0 = 11 ’ b00000000100 ,
111 p i p e l i n e _ c h e c k _ 0 = 11 ’ b00000001000 ,
112 check_0 = 11 ’ b00000010000 ,
113 w r i t e _ 1 = 11 ’ b00000100000 ,
114 r ea d_ 1 = 11 ’ b00001000000 ,
115 p i p e l i n e _ c h e c k _ 1 = 11 ’ b00010000000 ,
116 check_1 = 11 ’ b00100000000 ,
117 p r e _ f i n i s h = 11 ’ b01000000000 ,
118 f i n i s h _ s t a t e = 11 ’ b10000000000 ;






122 l o c a l p a r a m No_mem_loc = 2**ADDRESS_WIDTH;
123
124
125 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−S e q u e n t i o n a l l o g i c
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
126 a lways @ ( posedge c l k o r posedge r e s e t )
127 b e g i n
128 i f ( r e s e t )
129 b e g i n
130 c t r l _ s i g _ b i s t <= 0 ;
131 w r i t e _ a d d r e s s _ g e n <= 0 ;
132 r e a d _ a d d r e s s _ g e n <= 0 ;
133 p a t t e r n _ d a t a <= 0 ;
134 w r i t e _ e n _ g e n <= 0 ;
135 read_en_gen <= 0 ;
136 c h e c k _ s i g n a l _ 0 <= 0 ;
137 c h e c k _ s i g n a l _ 1 <= 0 ;
138 n e x t _ s t a t e _ v a r <= 11 ’ b00000000000 ;
139 s e t <= 0 ;
140 i n i t <= 0 ;
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141
142 s t a t e _ v a r <= i d l e _ s t a t e ;
143
144 t e s t _ r e p o r t _ f m _ b i s t <=1 ’ d0 ;
145 t e s t _ v a l i d _ b i s t <= 0 ;
146 t e s t _ c o m p l e t e <= 0 ;
147 t e s t _ c o m p l e t e _ p i p e <= 0 ;
148 t e s t _ p a s s _ f a i l <=0;
149 t e s t _ i n f o _ r e g <=0;




154 t e s t _ i n f o r m a t i o n <=1 ’ b0 ;
155
156 end
157 e l s e
158 b e g i n
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166 c a s e ( n e x t _ s t a t e _ v a r )
167 i d l e _ s t a t e :
168 b e g i n
169 i f ( m b i s t _ e n )
170 b e g i n
171 s e t <= 1 ;
172 i n i t <= 1 ;
173
174 w r i t e _ e n _ g e n <= 1 ;
175 w r i t e _ a d d r e s s _ g e n <= 0 ;
176 p a t t e r n _ d a t a <= {DATA_WIDTH{1 ’ b0 } } ;
177 n e x t _ s t a t e _ v a r <= w r i t e _ 0 ;
178
179 c t r l _ s i g _ b i s t <= 1 ;
180 n <=0;
181 end
182 e l s e b e g i n
183 n <=0;
184 t e s t _ i n f o r m a t i o n <=1 ’ b0 ;
185 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
186 end
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187 end
188
189 w r i t e _ 0 :
190 b e g i n
191 i f ( s e t == 1 && i n i t == 1) / / i n i t i a l l y w r i t e _ 0 t o a l l
l o c a t i o n s
192 b e g i n
193 w r i t e _ a d d r e s s _ g e n <= w r i t e _ a d d r e s s _ g e n + 1 ;
194
195 i f ( w r i t e _ a d d r e s s _ g e n == No_mem_loc−1)
196 b e g i n
197 i n i t <= 0 ;
198 s e t <= 0 ;
199
200 w r i t e _ e n _ g e n <= 0 ;
201 w r i t e _ a d d r e s s _ g e n <= 0 ;
202
203 read_en_gen <= 1 ;
204 r e a d _ a d d r e s s _ g e n <= 0 ;
205
206 t e s t _ v a l i d _ b i s t <= 1 ;
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211 e l s e b e g i n
212 n e x t _ s t a t e _ v a r <= w r i t e _ 0 ;
213 end
214 end
215 e l s e i f ( s e t == 0)
216 b e g i n
217 i f ( w r i t e _ a d d r e s s _ g e n < No_mem_loc−1)
218 b e g i n
219 w r i t e _ e n _ g e n <=0;
220 read_en_gen <=1;
221 w r i t e _ a d d r e s s _ g e n <= w r i t e _ a d d r e s s _ g e n + 1 ;
222 r e a d _ a d d r e s s _ g e n <= r e a d _ a d d r e s s _ g e n + 1 ;
223 n e x t _ s t a t e _ v a r <= r ea d_ 1 ;
224 end
225
226 e l s e b e g i n
227
228 s e t <=1;
229 w r i t e _ e n _ g e n <=0;
230 read_en_gen <=1;
231 n e x t _ s t a t e _ v a r <= r ea d_ 0 ;
232 end
233 end
234 e l s e i f ( s e t == 1)
235 b e g i n
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236 i f ( w r i t e _ a d d r e s s _ g e n > 0)
237 b e g i n
238 w r i t e _ e n _ g e n <=0;
239 read_en_gen <=1;
240 w r i t e _ a d d r e s s _ g e n <= w r i t e _ a d d r e s s _ g e n − 1 ;
241 r e a d _ a d d r e s s _ g e n <= r e a d _ a d d r e s s _ g e n − 1 ;
242 n e x t _ s t a t e _ v a r <= r ea d_ 1 ;
243 end
244
245 e l s e b e g i n
246 i n i t <=1;
247 w r i t e _ e n _ g e n <=0;
248 read_en_gen <=1;
249 r e a d _ a d d r e s s _ g e n <=No_mem_loc−1;
250 n e x t _ s t a t e _ v a r <= r ea d_ 0 ;
251 end
252 end
253 e l s e b e g i n






260 re a d_ 0 :
I.1 RTL design (JML) I-41
261 b e g i n
262 i f ( s e t == 0)
263 b e g i n
264 i f ( r e a d _ a d d r e s s _ g e n < No_mem_loc )
265 n e x t _ s t a t e _ v a r <= p i p e l i n e _ c h e c k _ 0 ;
266 e l s e b e g i n
267 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
268 end
269 end
270 e l s e i f ( s e t == 1)
271 b e g i n
272 i f ( r e a d _ a d d r e s s _ g e n >= 0)
273 n e x t _ s t a t e _ v a r <= p i p e l i n e _ c h e c k _ 0 ;
274 e l s e
275 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
276 end
277 e l s e
278 b e g i n





284 p i p e l i n e _ c h e c k _ 0 :
285 b e g i n
I.1 RTL design (JML) I-42




290 b e g i n
291 read_en_gen <= 0 ;
292 i f ( ~ ( | o u t p u t _ d a t a ) )
293 b e g i n
294 t e s t _ r e p o r t _ f m _ b i s t <= 0 ;
295 end
296 e l s e
297 b e g i n
298 t e s t _ r e p o r t _ f m _ b i s t <= 1 ;
299 t e s t _ p a s s _ f a i l <=1;
300 f a i l _ i n f o <= { r e a d _ a d d r e s s _ g e n , {DATA_WIDTH{1 ’ b0 }} ,
o u t p u t _ d a t a } ;
301 end
302
303 i f ( s e t == 1 && i n i t == 1) / / f i n a l l y check_0s from a l l
l o c a t i o n s
304 b e g i n
305 i f ( r e a d _ a d d r e s s _ g e n == 0)
306 b e g i n
307 t e s t _ c o m p l e t e <=1;
308 n e x t _ s t a t e _ v a r <= p r e _ f i n i s h ;
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309 end
310 e l s e
311 b e g i n
312 read_en_gen <= 1 ;
313 r e a d _ a d d r e s s _ g e n <= r e a d _ a d d r e s s _ g e n − 1 ;
314 n e x t _ s t a t e _ v a r <= r ea d_ 0 ;
315 end
316 end
317 e l s e i f ( s e t == 0 | | s e t == 1)
318 b e g i n
319 p a t t e r n _ d a t a <= {DATA_WIDTH{1 ’ b1 } } ;
320 w r i t e _ e n _ g e n <= 1 ;
321 n e x t _ s t a t e _ v a r <= w r i t e _ 1 ;
322 end
323 e l s e
324 b e g i n




329 p r e _ f i n i s h :
330 b e g i n
331 t e s t _ c o m p l e t e _ p i p e <= t e s t _ c o m p l e t e ;
332 t e s t _ i n f o _ r e g <= { f a i l _ i n f o , t e s t _ p a s s _ f a i l , t e s t _ c o m p l e t e ,
t e s t _ v a l i d _ b i s t } ;
I.1 RTL design (JML) I-44
333 n e x t _ s t a t e _ v a r <= f i n i s h _ s t a t e ;
334 end
335 f i n i s h _ s t a t e :
336 b e g i n
337 i f ( t e s t _ m o d e _ s i g )
338 b e g i n
339 i f ( n <( (ADDRESS_WIDTH+(2*DATA_WIDTH) ) +3) )
340 b e g i n
341 t e s t _ i n f o r m a t i o n <= t e s t _ i n f o _ r e g [ n ] ;
342 n <= n +1;
343 end
344 e l s e b e g i n
345 n <= 0 ;
346 n e x t _ s t a t e _ v a r <= f i n i s h _ s t a t e ;
347 end
348 end
349 e l s e
350 n e x t _ s t a t e _ v a r <= f i n i s h _ s t a t e ; / / do n o t h i n g
351 end
352
353 w r i t e _ 1 :
354 b e g i n
355 i f ( s e t == 0)
356 b e g i n
357 i f ( w r i t e _ a d d r e s s _ g e n < No_mem_loc−1)
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358 b e g i n
359 w r i t e _ e n _ g e n <=0;
360 read_en_gen <=1;
361 w r i t e _ a d d r e s s _ g e n <= w r i t e _ a d d r e s s _ g e n + 1 ;
362 r e a d _ a d d r e s s _ g e n <= r e a d _ a d d r e s s _ g e n + 1 ;
363 n e x t _ s t a t e _ v a r <= r ea d_ 0 ;
364 end
365
366 e l s e b e g i n
367 w r i t e _ e n _ g e n <=0;
368 r e a d _ a d d r e s s _ g e n <=0;
369 w r i t e _ a d d r e s s _ g e n <= 0 ;
370 read_en_gen <=1;
371 n e x t _ s t a t e _ v a r <= r ea d_ 1 ;
372 end
373 end
374 e l s e i f ( s e t == 1)
375 b e g i n
376 i f ( w r i t e _ a d d r e s s _ g e n > 0)
377 b e g i n
378 w r i t e _ e n _ g e n <=0;
379 read_en_gen <=1;
380 w r i t e _ a d d r e s s _ g e n <= w r i t e _ a d d r e s s _ g e n − 1 ;
381 r e a d _ a d d r e s s _ g e n <= r e a d _ a d d r e s s _ g e n − 1 ;
382 n e x t _ s t a t e _ v a r <= r ea d_ 0 ;
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383 end
384
385 e l s e b e g i n
386 w r i t e _ e n _ g e n <=0;
387 read_en_gen <=1;
388 r e a d _ a d d r e s s _ g e n <= No_mem_loc−1;
389 w r i t e _ a d d r e s s _ g e n <= No_mem_loc−1;
390 n e x t _ s t a t e _ v a r <= r ea d_ 1 ;
391 end
392 end
393 e l s e
394 b e g i n





400 re a d_ 1 :
401 b e g i n
402 i f ( s e t == 0)
403 b e g i n
404 i f ( r e a d _ a d d r e s s _ g e n < No_mem_loc )
405 b e g i n
406 n e x t _ s t a t e _ v a r <= p i p e l i n e _ c h e c k _ 1 ;
407 end
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408 e l s e b e g i n
409 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
410 end
411 end
412 e l s e i f ( s e t == 1)
413 b e g i n
414 i f ( r e a d _ a d d r e s s _ g e n >= 0)
415 b e g i n
416 n e x t _ s t a t e _ v a r <= p i p e l i n e _ c h e c k _ 1 ;
417 end
418 e l s e b e g i n
419 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
420 end
421 end
422 e l s e b e g i n





428 p i p e l i n e _ c h e c k _ 1 :
429 b e g i n
430 n e x t _ s t a t e _ v a r <= check_1 ;
431 end
432 check_1 :
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433 b e g i n
434 read_en_gen <= 0 ;
435 i f (& o u t p u t _ d a t a )
436 b e g i n
437 t e s t _ r e p o r t _ f m _ b i s t <= 0 ;
438 end
439 e l s e
440 b e g i n
441 t e s t _ r e p o r t _ f m _ b i s t <= 1 ;
442 t e s t _ p a s s _ f a i l <=1;
443 f a i l _ i n f o <= { r e a d _ a d d r e s s _ g e n , {DATA_WIDTH{1 ’ b1 }} ,
o u t p u t _ d a t a } ;
444 end
445
446 i f ( s e t == 0 | | s e t == 1)
447 b e g i n
448 p a t t e r n _ d a t a <= {DATA_WIDTH{1 ’ b0 } } ;
449 w r i t e _ e n _ g e n <= 1 ;
450 n e x t _ s t a t e _ v a r <= w r i t e _ 0 ;
451 end
452 e l s e
453 b e g i n
454 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
455 end
456




460 d e f a u l t :
461 b e g i n
462 n e x t _ s t a t e _ v a r <= i d l e _ s t a t e ;
463 end










472 / *−−−−−−−−−−−−−−−−−−−−−−−−M u l t i p l e x i n g t h e s i g n a l s b e f o r e
d r i v i n g t o memory−−−−−−−−−−−−−* /
473 a lways @ ( posedge c l k )
474 b e g i n
475 i f ( c t r l _ s i g _ b i s t )
476 b e g i n
477 i n p u t _ d a t a _ m u x <= p a t t e r n _ d a t a ;
478
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479 wri te_en_mux <= w r i t e _ e n _ g e n ;
480 w r i t e _ a d d r e s s _ m u x <= w r i t e _ a d d r e s s _ g e n ;
481
482 read_en_mux <= read_en_gen ;
483 read_addre s s_mux <= r e a d _ a d d r e s s _ g e n ;
484
485 end
486 e l s e
487 b e g i n
488 i n p u t _ d a t a _ m u x <= i n p u t _ d a t a ;
489
490 read_en_mux <= r e a d _ e n ;
491 read_addre s s_mux <= r e a d _ a d d r e s s ;
492
493 wri te_en_mux <= w r i t e _ e n ;









501 mem_model # (





506 . c l k ( c l k ) ,
507 . r e s e t ( r e s e t ) ,
508 . w r i t e _ e n ( wr i te_en_mux ) ,
509 . w r i t e _ a d d r e s s ( w r i t e _ a d d r e s s _ m u x ) ,
510 . i n p u t _ d a t a ( i n p u t _ d a t a _ m u x ) ,
511 . r e a d _ e n ( read_en_mux ) ,
512 . r e a d _ a d d r e s s ( r ead_addre s s_mux ) ,




517 endmodule / / mem_mbist
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I.1.5 Memory Model
1 / *




5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
* /
6
7 module mem_model # (
8 p a r a m e t e r DATA_WIDTH = 32 ,
9 ADDRESS_WIDTH = 10
10 )
11 (
12 c lk ,
13 r e s e t ,
14
15 w r i t e _ e n ,
16 w r i t e _ a d d r e s s ,
17 i n p u t _ d a t a ,
18
19 read_en ,
20 r e a d _ a d d r e s s ,
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21 o u t p u t _ d a t a
22 ) ;
23
24 i n p u t
25 c lk ,
26 r e s e t ,
27 w r i t e _ e n ,
28 r e a d _ e n ;
29
30 i n p u t [ADDRESS_WIDTH−1:0]
31 w r i t e _ a d d r e s s ,
32 r e a d _ a d d r e s s ;
33 i n p u t [DATA_WIDTH−1:0]
34 i n p u t _ d a t a ;
35
36 o u t p u t r e g [DATA_WIDTH−1:0]
37 o u t p u t _ d a t a ;
38
39 l o c a l p a r a m No_mem_locat ions = 2**ADDRESS_WIDTH;
40 r e g [DATA_WIDTH−1:0] memory [ No_mem_locat ions −1 : 0 ] ;
41
42 i n t e g e r loop ;
43
44 a lways @ ( posedge c l k )
45 b e g i n
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46 i f ( r e s e t )
47 b e g i n
48 f o r ( l oop = 0 ; loop < No_mem_locat ions ; l oop = loop +1)
49 memory [ loop ] <= ’ d0 ;
50 end
51 e l s e
52 b e g i n
53 i f ( w r i t e _ e n )




58 a lways @ ( posedge c l k )
59 b e g i n
60 i f ( r e a d _ e n )
61 o u t p u t _ d a t a <= memory [ r e a d _ a d d r e s s ] ;
62 end
63
64 endmodule / / memory_top
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I.2 Verilog Testbench - JML Top
1
2 module t e s t _ v ;
3
4 wi r e j m l _ o u t p u t , j m l _ o u t p u t _ e n ;
5 r e g j m l _ c l k , j m l _ r e s e t ;
6 r e g jml_tms , j m l _ i n p u t ;
7
8 r e g scan_ in0 , scan_en ;
9 wi r e s c a n _ o u t 0 ;
10
11 JML t o p (
12 . j m l _ r e s e t ( j m l _ r e s e t ) ,
13 . j m l _ c l k ( j m l _ c l k ) ,
14 . jml_ tms ( jml_ tms ) ,
15 . j m l _ i n p u t ( j m l _ i n p u t ) ,
16 . j m l _ o u t p u t ( j m l _ o u t p u t ) ,
17 . j m l _ o u t p u t _ e n ( j m l _ o u t p u t _ e n ) ,
18
19 . s c a n _ i n 0 ( ) ,
20 . scan_en ( ) ,
21 . s c a n _ o u t 0 ( )
22 ) ;
23
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24
25 i n i t i a l
26 b e g i n
27 $ t i m e f o r m a t (−9 ,2 , " ns " , 16) ;
28 ‘ i f d e f SDFSCAN
29 $ s d f _ a n n o t a t e ( " s d f / JML_tsmc18_scan . s d f " , t e s t _ v . t o p ) ;
30 ‘ e n d i f
31 j m l _ c l k = 1 ’ b0 ;
32 j m l _ r e s e t = 1 ’ b0 ;
33 jml_ tms = 1 ’ b0 ;
34 j m l _ i n p u t = 1 ’ b0 ;
35
36 / /−−−−−−−−−−−−−− t r s t _ p a d _ i ( j m l _ r e s e t t i n g t h e network
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
37 @( posedge j m l _ c l k ) ;
38 j m l _ r e s e t <= 1 ;
39 r e p e a t ( 2 )
40 @( posedge j m l _ c l k ) ;
41 @( posedge j m l _ c l k ) ;
42 j m l _ r e s e t <= 0 ;
43
44 / /−−−−−−−−−−−−−−−−−−−−−−−−−−I n s t r u c t i o n _ t o _ s e l e c t _ m b i s t
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
45
46 jml_ tms = 1 ;
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47
48 @( posedge j m l _ c l k ) b e g i n
49 jml_ tms = 0 ;
50 $ d i s p l a y ( " r u n _ t e s t i d l e s t a t e " ) ;
51 end
52
53 @( posedge j m l _ c l k ) ; b e g i n
54 jml_ tms = 1 ;
55 $ d i s p l a y ( " s e l e c t d r s can s t a t e " ) ;
56 end
57
58 @( posedge j m l _ c l k ) ; b e g i n
59 jml_ tms = 1 ;
60 $ d i s p l a y ( " s e l e c t i r s can s t a t e " ) ;
61 end
62
63 @( posedge j m l _ c l k ) b e g i n
64 jml_ tms = 0 ;
65 $ d i s p l a y ( " s e l e c t c a p t u r e i r s t a t e " ) ;
66 end
67
68 @( posedge j m l _ c l k ) b e g i n
69 jml_ tms = 0 ;
70 $ d i s p l a y ( " s e l e c t s h i f t i r s t a t e " ) ;
71 end
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72 @( negedge j m l _ c l k ) ;
73
74 j m l _ i n p u t = 0 ;
75
76
77 @( negedge j m l _ c l k ) ;
78 j m l _ i n p u t = 1 ;
79
80 @( negedge j m l _ c l k ) ;
81 j m l _ i n p u t = 0 ;
82
83 @( negedge j m l _ c l k ) ;
84 j m l _ i n p u t = 1 ;
85
86 @( posedge j m l _ c l k ) b e g i n
87 jml_ tms = 1 ;
88 $ d i s p l a y ( " s e l e c t e x i t 1 i r s t a t e " ) ;
89 end
90 @( posedge j m l _ c l k ) b e g i n
91 jml_ tms = 1 ;
92 $ d i s p l a y ( " s e l e c t u p d a t e i r s t a t e " ) ;
93 end
94 @( posedge j m l _ c l k ) b e g i n
95 jml_ tms = 0 ;
96 / / f o r c e t o p . m_b i s t .mem. memory [ 5 ] = 4 ’ b0000 ;
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97 $ d i s p l a y ( " r u n _ t e s t _ i d l e " ) ;
98 end
99
100 # ( 3 2 4 0 )
101 @( posedge j m l _ c l k ) b e g i n
102 jml_ tms = 1 ’ b1 ;
103 end
104
105 # ( 2 8 0 )
106 @( posedge j m l _ c l k ) b e g i n





111 / /−−−−−−−−−−−−−Hard−−r e s e t . . . . . . . . . . . / /
112 @( posedge j m l _ c l k ) ;
113 j m l _ r e s e t <= 1 ;
114 r e p e a t ( 2 )
115 @( posedge j m l _ c l k ) ;
116 @( posedge j m l _ c l k ) ;
117 j m l _ r e s e t <= 0 ;
118 / /−−−−−−−−−−−−−Hard−−r e s e t . . . . . . . . . . . / /
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119 / /−−−−−−−−−−−−−−−−−−−−−−−−−− I n s t r u c t i o n _ t o _ s e l e c t _ l b i s t
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
120
121 jml_ tms = 1 ;
122
123 @( posedge j m l _ c l k ) b e g i n
124 jml_ tms = 0 ;
125 $ d i s p l a y ( " r u n _ t e s t i d l e s t a t e " ) ;
126 end
127
128 @( posedge j m l _ c l k ) ; b e g i n
129 jml_ tms = 1 ;
130 $ d i s p l a y ( " s e l e c t d r s can s t a t e " ) ;
131 end
132
133 @( posedge j m l _ c l k ) ; b e g i n
134 jml_ tms = 1 ;
135 $ d i s p l a y ( " s e l e c t i r s can s t a t e " ) ;
136 end
137
138 @( posedge j m l _ c l k ) b e g i n
139 jml_ tms = 0 ;
140 $ d i s p l a y ( " s e l e c t c a p t u r e i r s t a t e " ) ;
141 end
142
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143 @( posedge j m l _ c l k ) b e g i n
144 jml_ tms = 0 ;
145 $ d i s p l a y ( " s e l e c t s h i f t i r s t a t e " ) ;
146 end
147 @( negedge j m l _ c l k ) ;
148 j m l _ i n p u t = 1 ;
149
150
151 @( negedge j m l _ c l k ) ;
152 j m l _ i n p u t = 0 ;
153
154 @( negedge j m l _ c l k ) ;
155 j m l _ i n p u t = 1 ;
156
157 @( negedge j m l _ c l k ) ;
158 j m l _ i n p u t = 0 ;
159
160 @( posedge j m l _ c l k ) b e g i n
161 jml_ tms = 1 ;
162 $ d i s p l a y ( " s e l e c t e x i t 1 i r s t a t e " ) ;
163 end
164 @( posedge j m l _ c l k ) b e g i n
165 jml_ tms = 1 ;
166 $ d i s p l a y ( " s e l e c t u p d a t e i r s t a t e " ) ;
167 end
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168 @( posedge j m l _ c l k ) b e g i n
169 jml_ tms = 0 ;
170 $ d i s p l a y ( " r u n _ t e s t _ i d l e " ) ;
171 end
172
173 # ( 2 2 4 0 )
174 @( posedge j m l _ c l k ) b e g i n
175 jml_ tms = 1 ’ b1 ;
176 end
177
178 # ( 2 8 0 )
179 @( posedge j m l _ c l k ) b e g i n




183 / /−−−−−−−−−−−−−Hard−−r e s e t . . . . . . . . . . . / /
184 @( posedge j m l _ c l k ) ;
185 j m l _ r e s e t <= 1 ;
186 r e p e a t ( 2 )
187 @( posedge j m l _ c l k ) ;
188 @( posedge j m l _ c l k ) ;
189 j m l _ r e s e t <= 0 ;
190 / /−−−−−−−−−−−−−Hard−−r e s e t . . . . . . . . . . . / /
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191 jml_ tms = 1 ;
192
193 @( posedge j m l _ c l k ) b e g i n
194 jml_ tms = 0 ;
195 $ d i s p l a y ( " r u n _ t e s t i d l e s t a t e " ) ;
196 end
197
198 @( posedge j m l _ c l k ) ; b e g i n
199 jml_ tms = 1 ;
200 $ d i s p l a y ( " s e l e c t d r s can s t a t e " ) ;
201 end
202
203 @( posedge j m l _ c l k ) ; b e g i n
204 jml_ tms = 1 ;
205 $ d i s p l a y ( " s e l e c t i r s can s t a t e " ) ;
206 end
207
208 @( posedge j m l _ c l k ) b e g i n
209 jml_ tms = 0 ;
210 $ d i s p l a y ( " s e l e c t c a p t u r e i r s t a t e " ) ;
211 end
212
213 @( posedge j m l _ c l k ) b e g i n
214 jml_ tms = 0 ;
215 $ d i s p l a y ( " s e l e c t s h i f t i r s t a t e " ) ;
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216 end
217 @( negedge j m l _ c l k ) ;
218 j m l _ i n p u t = 0 ;
219
220
221 @( negedge j m l _ c l k ) ;
222 j m l _ i n p u t = 1 ;
223
224 @( negedge j m l _ c l k ) ;
225 j m l _ i n p u t = 0 ;
226
227 @( negedge j m l _ c l k ) ;
228 j m l _ i n p u t = 1 ;
229
230 @( posedge j m l _ c l k ) b e g i n
231 jml_ tms = 1 ;
232 $ d i s p l a y ( " s e l e c t e x i t 1 i r s t a t e " ) ;
233 end
234 @( posedge j m l _ c l k ) b e g i n
235 jml_ tms = 1 ;
236 $ d i s p l a y ( " s e l e c t u p d a t e i r s t a t e " ) ;
237 end
238 @( posedge j m l _ c l k ) b e g i n
239 jml_ tms = 0 ;
240 $ d i s p l a y ( " r u n _ t e s t _ i d l e " ) ;
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241 end
242
243 # ( 3 2 4 0 )
244 @( posedge j m l _ c l k ) b e g i n
245 jml_ tms = 1 ’ b1 ;
246 end
247
248 # ( 2 8 0 )
249 @( posedge j m l _ c l k ) b e g i n
250 jml_ tms = 1 ’ b0 ;
251 end
252 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−H a r d _ r e s e t
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−//
253 @( posedge j m l _ c l k ) ;
254 j m l _ r e s e t <= 1 ;
255 r e p e a t ( 2 )
256 @( posedge j m l _ c l k ) ;
257 @( posedge j m l _ c l k ) ;
258 j m l _ r e s e t <= 0 ;
259 / /−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
260 # ( 2 0 0 0 )
261 $ f i n i s h ;
262 end
263
264 / / 50 MHz c l o c k
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265 a lways
266 #10 j m l _ c l k = ~ j m l _ c l k ;
267
268 endmodule
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I.3 UVM Testbench - JML Top
I.3.1 Interface
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−





7 I n t e r f a c e
8 A l l p o r t s o f DUT
9 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
10
11 i n t e r f a c e j m l _ i n t f ( i n p u t b i t c l k ) ;
12
13 b i t j m l _ r e s e t ;
14 b i t jml_ tms ;
15 b i t j m l _ i n p u t ;
16 wi r e j m l _ o u t p u t ;
17 wi r e j m l _ o u t p u t _ e n ;
18
19 b i t s c a n _ i n 0 ;
20 b i t s can_en ;
21 wi r e s c a n _ o u t 0 ;
22
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23 c l o c k i n g j m l _ c l k _ b @( posedge c l k ) ;
24
25 i n p u t j m l _ r e s e t ;
26 i n p u t jml_ tms ;
27 i n p u t j m l _ i n p u t ;
28
29 i n p u t s c a n _ i n 0 ;
30 i n p u t scan_en ;
31
32 o u t p u t j m l _ o u t p u t ;
33 o u t p u t j m l _ o u t p u t _ e n ;
34
35 o u t p u t s c a n _ o u t 0 ;
36
37 e n d c l o c k i n g : j m l _ c l k _ b
38
39 modport JML( c l o c k i n g jml_c lk_b , i n p u t c l k ) ;
40
41 e n d i n t e r f a c e : j m l _ i n t f
I.3 UVM Testbench - JML Top I-69
I.3.2 Sequencer
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−





7 Component : Sequence_ i t em
8 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
9
10 c l a s s j m l _ s e q _ i t e m e x t e n d s uvm_sequence_i tem ; / / uvm_objec t −>
u v m _ t r a n s a c t i o n −> uvm_sequence_i tem
11
12 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13 / / D e c l a r e i n p u t s t o be randomised
14
15 b i t j m l _ i n p u t ; / / −> t e s t mode on or o f f
16 b i t jml_ tms ;
17 b i t j m l _ r e s e t ;
18 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .




. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22 / / C o n s t r u c t o r −> ’ supe r ’ c a l l s t h e ’new ’ f u n t i o n d e f i n e d i n
p a r e n t c l a s s ( uvm_sequence_i tem )
23
24 f u n c t i o n new ( s t r i n g name= " j m l _ s e q _ i t e m " ) ;
25 s u p e r . new ( name ) ;
26 e n d f u n c t i o n : new
27 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28
29
30 / / U t i l i t y and F i e l d macros
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
31 ‘ u v m _ o b j e c t _ u t i l s _ b e g i n ( j m l _ s e q _ i t e m )
32
33 / / c r e a t e and debugg ing methods a r e c r e a t e d f o r
j m l _ s e q _ i t e m )
34 / / f i e l d −> i n p u t s
35 / / ‘ u v m _ f i e l d _ i n t −> d a t a f i e l d i s i n t e g e r t y p e
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36 / / UVM_ALL_ON ( f l a g )−> s e t s a l l methods on i n p u t s
37 ‘ u v m _ f i e l d _ i n t ( j m l _ i n p u t , UVM_ALL_ON)
38
39 ‘ u v m _ o b j e c t _ u t i l s _ e n d
40 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
41
42 e n d c l a s s : j m l _ s e q _ i t e m
43
44 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
45 Component : Sequence
46 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
47
48 c l a s s j m l _ s e q u e n c e e x t e n d s uvm_sequence # ( j m l _ s e q _ i t e m ) ;
49
50 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
51 ‘ u v m _ o b j e c t _ u t i l s ( j m l _ s e q u e n c e )
52 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
53
54
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55 / / . . . . . . . . . . h a n d l e . . t o . . c a p t u r e . . t r a n s a c t i o n . . i n f o r m a t i o n
. . . . . . . . . . . . . . . . . . . . . . . . . . .
56 j m l _ s e q _ i t e m j m l _ t x _ i n ;
57 v i r t u a l j m l _ i n t f i n t f ;
58 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
59
60 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
61 f u n c t i o n new ( s t r i n g name = " j m l _ s e q u e n c e " ) ;
62 s u p e r . new ( name ) ;
63 e n d f u n c t i o n : new
64 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
65
66
67 v i r t u a l t a s k body ( ) ;
68 b e g i n
69
70 r e p e a t ( 1 5 ) b e g i n
71 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ s e q u e n c e : S t a r t " ) ,UVM_LOW)
I.3 UVM Testbench - JML Top I-73
72
73 j m l _ t x _ i n = j m l _ s e q _ i t e m : : t y p e _ i d : : c r e a t e ( . name ( " j m l _ t x _ i n
" ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ; / / c r e a t e h a n d l e f o r
t r a n s a c t i o n
74
75 s t a r t _ i t e m ( j m l _ t x _ i n ) ;
76 / / a s s e r t ( j m l _ t x _ i n . r andomize ( ) ) ;
77 @( posedge i n t f . c l k )
78 j m l _ t x _ i n . j m l _ r e s e t = 1 ;
79 r e p e a t ( 2 )
80 @( posedge i n t f . c l k ) ;
81
82 @( posedge i n t f . c l k ) b e g i n
83 j m l _ t x _ i n . j m l _ r e s e t = 0 ;
84 j m l _ t x _ i n . jml_ tms = 1 ;
85 end
86
87 @( posedge i n t f . c l k ) b e g i n
88 j m l _ t x _ i n . jml_ tms = 0 ;
89 / / $ d i s p l a y ( " r u n _ t e s t i d l e s t a t e " ) ;
90 end
91
92 @( posedge i n t f . c l k ) b e g i n
93 j m l _ t x _ i n . jml_ tms = 1 ;
94 / / $ d i s p l a y ( " s e l e c t d r s can s t a t e " ) ;
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95 end
96
97 @( posedge i n t f . c l k ) b e g i n
98 j m l _ t x _ i n . jml_ tms = 1 ;
99 / / $ d i s p l a y ( " s e l e c t i r s can s t a t e " ) ;
100 end
101
102 @( posedge i n t f . c l k ) b e g i n
103 j m l _ t x _ i n . jml_ tms = 0 ;
104 / / $ d i s p l a y ( " s e l e c t c a p t u r e i r s t a t e " ) ;
105 end
106
107 @( posedge i n t f . c l k ) b e g i n
108 j m l _ t x _ i n . jml_ tms = 0 ;
109 / / $ d i s p l a y ( " s e l e c t s h i f t i r s t a t e " ) ;
110 end
111
112 @( negedge i n t f . c l k )
113 j m l _ t x _ i n . j m l _ i n p u t = 0 ;
114
115 @( negedge i n t f . c l k )
116 j m l _ t x _ i n . j m l _ i n p u t = 1 ;
117
118 @( negedge i n t f . c l k )
119 j m l _ t x _ i n . j m l _ i n p u t = 0 ;
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120
121 @( negedge i n t f . c l k ) ;
122 j m l _ t x _ i n . j m l _ i n p u t = 1 ;
123
124 @( posedge i n t f . c l k ) b e g i n
125 j m l _ t x _ i n . jml_ tms = 1 ;
126 / / $ d i s p l a y ( " s e l e c t e x i t 1 i r s t a t e " ) ;
127 end
128
129 @( posedge i n t f . c l k ) b e g i n
130 j m l _ t x _ i n . jml_ tms = 1 ;
131 / / $ d i s p l a y ( " s e l e c t u p d a t e i r s t a t e " ) ;
132 end
133
134 @( posedge i n t f . c l k ) b e g i n
135 j m l _ t x _ i n . jml_ tms = 0 ;
136 / / $ d i s p l a y ( " r u n _ t e s t _ i d l e " ) ;
137 end
138
139 r e p e a t ( 3 )
140 @( posedge i n t f . c l k )
141 j m l _ t x _ i n . jml_ tms = 1 ;
142
143
144 r e p e a t ( 3 )
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145 @( posedge i n t f . c l k )
146 j m l _ t x _ i n . jml_ tms = 0 ;
147
148
149 f i n i s h _ i t e m ( j m l _ t x _ i n ) ;
150
151
152 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e




156 e n d t a s k : body
157 e n d c l a s s : j m l _ s e q u e n c e
158
159 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
160 Component : Sequence r
161 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
162
163 c l a s s j m l _ s e q u e n c e r e x t e n d s uvm_sequencer # ( j m l _ s e q _ i t e m ) ;
164
165 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
166 ‘ u v m _ o b j e c t _ u t i l s ( j m l _ s e q u e n c e r )
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167 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
168
169
170 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
171 f u n c t i o n new ( s t r i n g name = " j m l _ s e q u e n c e r " , uvm_component
p a r e n t = n u l l ) ;
172 s u p e r . new ( name , p a r e n t ) ;
173 e n d f u n c t i o n : new
174 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
175
176
177 e n d c l a s s : j m l _ s e q u e n c e r
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I.3.3 Driver
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−









11 c l a s s j m l _ d r i v e r e x t e n d s uvm_dr ive r # ( j m l _ s e q _ i t e m ) ; / /
uvm_component −> uvm_dr ive r
12
13 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ d r i v e r )
15 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
16
17
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18 / / . . . . . . . . . . p l a c e h o l d e r / h a n d l e . . t o . . c a p t u r e . . t r a n s a c t i o n . .
i n f o r m a t i o n . . . . . . . . . . . . . . . . . . . . . . . . . . .
19 j m l _ s e q _ i t e m j m l _ t x ;
20 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
21
22
23 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
24 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
25 s u p e r . new ( name , p a r e n t ) ;
26 e n d f u n c t i o n : new
27 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28
29
30 / / . . . . . . . . . . D e c l a r e _ v i r t u a l _ i n t e r f a c e
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
31 v i r t u a l j m l _ i n t f i n t f ;
32 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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33
34
35 / / . . . . . . . . c o n n e c t . . i n t e r f a c e . . t o . . v i r t u a l _ i n t e r f a c e . . u s i n g . .
ge t_method . . i n . . B u i l d _ p h a s e . . . . . . . . .
36 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
37 s u p e r . b u i l d _ p h a s e ( phase ) ;
38
39 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
DRIVER : START" ) ,UVM_LOW)
40
41 i f ( ! uvm_conf ig_db #( v i r t u a l j m l _ i n t f ) : : g e t ( t h i s , " " ,
" i n t f " , i n t f ) )
42 ‘ u v m _ f a t a l ( "NO_VIF" ,{ " v i r t u a l i n t e r f a c e must be
s e t f o r : " , g e t _ f u l l _ n a m e ( ) , " . i n t f " } ) ;
43
44 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
DRIVER : DONE" ) ,UVM_LOW)
45
46 e n d f u n c t i o n : b u i l d _ p h a s e
47 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
48
49
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50 / / . . . . . . . . . . Run_phase . . ( TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
51 v i r t u a l t a s k r u n _ p h a s e ( uvm_phase phase ) ;
52 s u p e r . r u n _ p h a s e ( phase ) ;
53 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ d r i v e r : S t a r t " ) ,UVM_LOW)
54
55 d r i v e ( phase ) ;
56
57 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ d r i v e r : F i n i s h " ) ,UVM_LOW)
58 e n d t a s k : r u n _ p h a s e
59 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
60
61 v i r t u a l t a s k d r i v e ( uvm_phase phase ) ;
62 f o r e v e r b e g i n
63 s e q _ i t e m _ p o r t . g e t _ n e x t _ i t e m ( j m l _ t x ) ;
64
65 @( posedge i n t f . c l k )
66 i n t f . j m l _ r e s e t = j m l _ t x . j m l _ r e s e t ;
67 r e p e a t ( 2 )
68 @( posedge i n t f . c l k ) ;
I.3 UVM Testbench - JML Top I-82
69
70 @( posedge i n t f . c l k ) b e g i n
71 i n t f . j m l _ r e s e t = j m l _ t x . j m l _ r e s e t ;
72 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
73 end
74
75 @( posedge i n t f . c l k ) b e g i n
76 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
77 / / $ d i s p l a y ( " r u n _ t e s t i d l e s t a t e " ) ;
78 end
79
80 @( posedge i n t f . c l k ) b e g i n
81 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
82 / / $ d i s p l a y ( " s e l e c t d r s can s t a t e " ) ;
83 end
84
85 @( posedge i n t f . c l k ) b e g i n
86 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
87 / / $ d i s p l a y ( " s e l e c t i r s can s t a t e " ) ;
88 end
89
90 @( posedge i n t f . c l k ) b e g i n
91 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
92 / / $ d i s p l a y ( " s e l e c t c a p t u r e i r s t a t e " ) ;
93 end
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94
95 @( posedge i n t f . c l k ) b e g i n
96 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
97 / / $ d i s p l a y ( " s e l e c t s h i f t i r s t a t e " ) ;
98 end
99
100 @( negedge i n t f . c l k )
101 i n t f . j m l _ i n p u t = j m l _ t x . j m l _ i n p u t ;
102
103 @( negedge i n t f . c l k )
104 i n t f . j m l _ i n p u t = j m l _ t x . j m l _ i n p u t ;
105
106 @( negedge i n t f . c l k )
107 i n t f . j m l _ i n p u t = j m l _ t x . j m l _ i n p u t ;
108
109 @( negedge i n t f . c l k ) ;
110 i n t f . j m l _ i n p u t = j m l _ t x . j m l _ i n p u t ;
111
112 @( posedge i n t f . c l k ) b e g i n
113 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
114 / / $ d i s p l a y ( " s e l e c t e x i t 1 i r s t a t e " ) ;
115 end
116
117 @( posedge i n t f . c l k ) b e g i n
118 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
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119 / / $ d i s p l a y ( " s e l e c t u p d a t e i r s t a t e " ) ;
120 end
121
122 @( posedge i n t f . c l k ) b e g i n
123 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
124 / / $ d i s p l a y ( " r u n _ t e s t _ i d l e " ) ;
125 end
126
127 r e p e a t ( 3 )
128 @( posedge i n t f . c l k )
129 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
130
131 r e p e a t ( 3 )
132 @( posedge i n t f . c l k )
133 i n t f . jml_ tms = j m l _ t x . jml_ tms ;
134
135 s e q _ i t e m _ p o r t . i t em_done ( ) ;
136 end
137 e n d t a s k : d r i v e
138
139 e n d c l a s s : j m l _ d r i v e r
I.3 UVM Testbench - JML Top I-85
I.3.4 Monitor_in
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−




6 c l a s s j m l _ s e q _ i t e m _ e x p o u t e x t e n d s uvm_sequence_i tem ; / /
uvm_objec t −> u v m _ t r a n s a c t i o n −> uvm_sequence_i tem
7
8 / / . . . . . . D e c l a r e . . O u t p u t s
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
9 b i t j m l _ e x p _ o u t p u t ; / / −> Expec ted r e s u l t f o r t e s t
c o m p l e t i o n
10 / /




. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
14 f u n c t i o n new ( s t r i n g name= " j m l _ s e q _ i t e m _ e x p o u t " ) ;
15 s u p e r . new ( name ) ;
I.3 UVM Testbench - JML Top I-86
16 e n d f u n c t i o n : new
17 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
18
19
20 / / U t i l i t y and F i e l d macros
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
21 ‘ u v m _ o b j e c t _ u t i l s _ b e g i n ( j m l _ s e q _ i t e m _ e x p o u t )
22
23 ‘ u v m _ f i e l d _ i n t ( j m l _ e x p _ o u t p u t , UVM_ALL_ON)
24
25 ‘ u v m _ o b j e c t _ u t i l s _ e n d
26 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
27




32 Component : M o n i t o r _ i n
33 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
34
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35
36 c l a s s j m l _ m o n i t o r _ i n e x t e n d s uvm_dr ive r # ( j m l _ s e q _ i t e m _ e x p o u t ) ;
/ / uvm_component −> uvm_moni tor_ in
37
38 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
39 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ m o n i t o r _ i n )
40 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
41
42
43 / / . . . . . . . D e c l a r e . P o r t ( TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
44 u v m _ b l o c k i n g _ p u t _ p o r t # ( j m l _ s e q _ i t e m _ e x p o u t ) m i _ t r a n s _ o u t ;
45 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
46
47
48 / / . . . . . . . . . . h a n d l e . . t o . . c a p t u r e . . t r a n s a c t i o n . . i n f o r m a t i o n
. . . . . . . . . . . . . . . . . . . . . . . . . . .
49 j m l _ s e q _ i t e m _ e x p o u t j m l _ t x _ e x p o u t ;
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50 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
51
52 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
53 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
54 s u p e r . new ( name , p a r e n t ) ;
55 e n d f u n c t i o n : new
56 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
57
58 / / . . . . . . . . . . D e c l a r e _ v i r t u a l _ i n t e r f a c e
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
59 v i r t u a l j m l _ i n t f i n t f ;
60 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
61
62
63 / / . . . . . . . . c o n n e c t . . i n t e r f a c e . . t o . . v i r t u a l _ i n t e r f a c e . . u s i n g . .
ge t_method . . and c r e a t e p o r t . . i n . . B u i l d _ p h a s e
64 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
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65
66 s u p e r . b u i l d _ p h a s e ( phase ) ;
67
68 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
MONITOR_IN : START" ) ,UVM_LOW)
69
70 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " m i _ t r a n s _ o u t
p o r t b u i l d : S t a r t " ) ,UVM_LOW)
71 m i _ t r a n s _ o u t = new ( . name ( " m i _ t r a n s _ o u t " ) , . p a r e n t (
t h i s ) ) ; / / c r e a t e t lm p o r t f o r m o n i t o r _ i n
72 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " m i _ t r a n s _ o u t
p o r t b u i l d : F i n i s h " ) ,UVM_LOW)
73
74 i f ( ! uvm_conf ig_db #( v i r t u a l j m l _ i n t f ) : : g e t ( t h i s ,
" " , " i n t f " , i n t f ) )
75 ‘ u v m _ f a t a l ( "NOVIF" ,{ " v i r t u a l i n t e r f a c e must be
s e t f o r : " , g e t _ f u l l _ n a m e ( ) , " . i n t f " } ) ;
76
77 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
MONITOR_IN : DONE" ) ,UVM_LOW)
78
79 e n d f u n c t i o n : b u i l d _ p h a s e
80 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .




84 / / . . . . . . . . . . Run_phase
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
85 v i r t u a l t a s k r u n _ p h a s e ( uvm_phase phase ) ;
86 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ m o n i t o r _ i n : S t a r t " ) ,UVM_LOW)
87 j m l _ t x _ e x p o u t = j m l _ s e q _ i t e m _ e x p o u t : : t y p e _ i d : : c r e a t e
( . name ( " j m l _ t x _ e x p o u t " ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
/ / c r e a t e e x p e c t e d o u t p u t t r a n s a c t i o n
88 / / r e c e i v e _ m i ( ) ;
89 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ m o n i t o r _ i n : F i n i s h " ) ,UVM_LOW)
90 e n d t a s k : r u n _ p h a s e
91 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
92
93 / * v i r t u a l t a s k r e c e i v e _ m i ( ) ;
94 @( posedge i n t f . c l k )
95 j m l _ t x _ e x p o u t . j m l _ e x p _ o u t p u t <= 1 ’ b1 ; / / send e x p e c t e d
o u t p u t s i g n a l a s a t r a n s a c t i o n
96
I.3 UVM Testbench - JML Top I-91
97 m i _ t r a n s _ o u t . p u t ( j m l _ t x _ e x p o u t ) ; / / send t h e t r a n s a c t i o n
t h r o u g h t lm p o r t u s i n g p u t p o r t method . m o n i t o r _ i n −>
a c _ a g e n t −> t lm f i f o i n −> t lm f i f o o u t −> s c o r e b o a r d
98 e n d t a s k : r e c e i v e _ m i * /
99
100 e n d c l a s s : j m l _ m o n i t o r _ i n
I.3 UVM Testbench - JML Top I-92
I.3.5 Monitor_out
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−




6 c l a s s j m l _ s e q _ i t e m _ o u t e x t e n d s uvm_sequence_i tem ; / / uvm_objec t
−> u v m _ t r a n s a c t i o n −> uvm_sequence_i tem
7
8 / / . . . . . . D e c l a r e . . O u t p u t s
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
9
10 b i t j m l _ o u t p u t ; / / −> I s t h e t e s t comple t i on , CUT p a s s o r
f a i l , t e s t s t a t u s
11 / /




. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15 f u n c t i o n new ( s t r i n g name= " j m l _ s e q _ i t e m _ o u t " ) ;
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16 s u p e r . new ( name ) ;
17 e n d f u n c t i o n : new
18 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
19
20
21 / / U t i l i t y and F i e l d macros
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22 ‘ u v m _ o b j e c t _ u t i l s _ b e g i n ( j m l _ s e q _ i t e m _ o u t )
23
24 ‘ u v m _ f i e l d _ i n t ( j m l _ o u t p u t , UVM_ALL_ON)
25
26 ‘ u v m _ o b j e c t _ u t i l s _ e n d
27 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28




33 Component : M o n i t o r _ o u t
34 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
I.3 UVM Testbench - JML Top I-94
35
36
37 c l a s s j m l _ m o n i t o r _ o u t e x t e n d s uvm_dr ive r # ( j m l _ s e q _ i t e m _ o u t ) ; / /
uvm_component −> uvm_moni tor_out
38
39 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
40 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ m o n i t o r _ o u t )
41 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
42
43
44 / / . . . . . . . D e c l a r e . . b l o c k i n g _ p u t _ P o r t ( TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
45 u v m _ b l o c k i n g _ p u t _ p o r t # ( j m l _ s e q _ i t e m _ o u t ) m o u t _ t r a n s _ o u t ;
46 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
47
48
49 / / . . . . . . . . . . h a n d l e . . t o . . c a p t u r e . . t r a n s a c t i o n . . i n f o r m a t i o n
. . . . . . . . . . . . . . . . . . . . . . . . . . .
50 j m l _ s e q _ i t e m _ o u t j m l _ t x _ o u t ;
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51 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
52
53 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
54 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
55 s u p e r . new ( name , p a r e n t ) ;
56 e n d f u n c t i o n : new
57 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
58
59 / / . . . . . . . . . . D e c l a r e _ v i r t u a l _ i n t e r f a c e
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
60 v i r t u a l j m l _ i n t f i n t f ;
61 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
62
63
64 / / . . . . . . . . c o n n e c t . . i n t e r f a c e . . t o . . v i r t u a l _ i n t e r f a c e . . u s i n g . .
ge t_method . . and c r e a t e p o r t . . i n . . B u i l d _ p h a s e
65 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
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66
67 s u p e r . b u i l d _ p h a s e ( phase ) ;
68
69 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
MONITOR_OUT: START" ) ,UVM_LOW)
70
71 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " m o u t _ t r a n s _ o u t
p o r t b u i l d : S t a r t " ) ,UVM_LOW)
72 m o u t _ t r a n s _ o u t = new ( . name ( " m o u t _ t r a n s _ o u t " ) , .
p a r e n t ( t h i s ) ) ; / / c r e a t e TLM b l o c k i n g p u t p o r t f o r
m o n i t o r _ o u t
73 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " m o u t _ t r a n s _ o u t
p o r t b u i l d : F i n i s h " ) ,UVM_LOW)
74
75 i f ( ! uvm_conf ig_db #( v i r t u a l j m l _ i n t f ) : : g e t ( t h i s ,
" " , " i n t f " , i n t f ) )
76 ‘ u v m _ f a t a l ( "NOVIF_IN" ,{ " v i r t u a l i n t e r f a c e




79 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
MONITOR_OUT: DONE" ) ,UVM_LOW)
80
81 e n d f u n c t i o n : b u i l d _ p h a s e
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82 / /




86 / / . . . . . . . . . . Run_phase
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
87 v i r t u a l t a s k r u n _ p h a s e ( uvm_phase phase ) ;
88 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ m o n i t o r _ o u t : S t a r t " ) ,UVM_LOW)
89 / * j m l _ t x _ o u t = j m l _ s e q _ i t e m _ o u t : : t y p e _ i d : : c r e a t e ( .
name ( " j m l _ t x _ o u t " ) , . c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ; / /
c r e a t e o u t p u t t r a n s a c t i o n
90 rece ive_mo ( ) ; * /
91 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ m o n i t o r _ o u t : F i n i s h " ) ,UVM_LOW)
92 e n d t a s k : r u n _ p h a s e
93 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
94
95 / * v i r t u a l t a s k rece ive_mo ( ) ;
96 @( posedge i n t f . c l k )
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97 j m l _ t x _ o u t . j m l _ o u t p u t <= i n t f . j m l _ o u t p u t ; / / c o n v e r t t h e DUT
o u t p u t s i g n a l t o a t r a n s a c t i o n
98 m o u t _ t r a n s _ o u t . p u t ( j m l _ t x _ o u t ) ; / / send t h e t r a n s a c t i o n
t h r o u g h t lm p o r t u s i n g p u t method
99 e n d t a s k : r ece ive_mo * /
100
101 e n d c l a s s : j m l _ m o n i t o r _ o u t
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I.3.6 Scoreboard
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−





7 Component : S c o r e b o a r d
8 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
9
10 c l a s s j m l _ s c o r e b o a r d e x t e n d s uvm_scoreboard ; / / uvm_component −>
uvm_scoreboard
11
12 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ s c o r e b o a r d )
14 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15
16
17 / / . . . . . . . D e c l a r e . . b l o c k i n g _ p u t _ P o r t . . and . . i m p _ p o r t ( TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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18 uvm_block ing_put_ imp #( j m l _ s e q _ i t e m _ o u t , j m l _ s c o r e b o a r d )
s b _ o _ r e s u l t _ t r a n s _ i n ;
19 u v m _ b l o c k i n g _ g e t _ p o r t # ( j m l _ s e q _ i t e m _ e x p o u t )
s b _ e x p _ o _ r e s u l t _ t r a n s _ i n ;
20 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
21
22
23 / / . . . . . . . . . . h a n d l e . . t o . . c a p t u r e . . t r a n s a c t i o n . . i n f o r m a t i o n
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
24 j m l _ s e q _ i t e m _ o u t j m l _ t x _ o u t ;
25 j m l _ s e q _ i t e m _ e x p o u t j m l _ t x _ e x p o u t ;
26 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
27
28
29 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
30 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
31 s u p e r . new ( name , p a r e n t ) ;
32 e n d f u n c t i o n : new
I.3 UVM Testbench - JML Top I-101
33 / /




37 / / . . . . . . . . Imp_por t . . pu t_method
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
38 v i r t u a l t a s k p u t ( j m l _ s e q _ i t e m _ o u t j m l _ t x _ o u t ) ;
39 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " Rec ived t r a n s On IMP
P o r t " ) ,UVM_LOW)
40 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " P r i n t i n g t r a n s , \ n %s "
, j m l _ t x _ o u t . s p r i n t ( ) ) ,UVM_LOW)
41 e n d t a s k
42 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
43
44
45 / / . . . . . . . . B u i l d _ p h a s e
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
46 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
47 s u p e r . b u i l d _ p h a s e ( phase ) ;
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48
49 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
SCOREBOARD: START" ) ,UVM_LOW)
50
51 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " s b _ o _ r e s u l t _ t r a n s _ i n
p o r t b u i l d : S t a r t " ) ,UVM_LOW)
52 s b _ o _ r e s u l t _ t r a n s _ i n = new ( " s b _ o _ r e s u l t _ t r a n s _ i n " , t h i s ) ;
/ / c r e a t e t lm p o r t f o r p a s s i v e a g e n t s i d e
53 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " s b _ o _ r e s u l t _ t r a n s _ i n
p o r t b u i l d : F i n i s h " ) ,UVM_LOW)
54
55 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( "
s b _ e x p _ o _ r e s u l t _ t r a n s _ i n p o r t b u i l d : S t a r t " ) ,UVM_LOW)
56 s b _ e x p _ o _ r e s u l t _ t r a n s _ i n = new ( . name ( "
s b _ e x p _ o _ r e s u l t _ t r a n s _ i n " ) , . p a r e n t ( t h i s ) ) ; / / c r e a t e t lm
p o r t f o r a c t i v e a g e n t s i d e
57 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( "
s b _ e x p _ o _ r e s u l t _ t r a n s _ i n p o r t b u i l d : F i n i s h " ) ,UVM_LOW)
58
59 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
SCOREBOARD: DONE" ) ,UVM_LOW)
60
61 e n d f u n c t i o n : b u i l d _ p h a s e
62 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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63
64
65 / / . . . . . . . . r u n _ p h a s e
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
66 v i r t u a l t a s k r u n _ p h a s e ( uvm_phase phase ) ;
67 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ s c o r e b o a r d : S t a r t " ) ,UVM_LOW)
68 / / s b _ e x p _ o _ r e s u l t _ t r a n s _ i n . g e t ( j m l _ t x _ e x p o u t ) ; / / Get t h e
t r a n s a c t i o n from TLM FIFO
69 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ s c o r e b o a r d : F i n i s h " ) ,UVM_LOW)
70
71 e n d t a s k : r u n _ p h a s e
72 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
73
74 e n d c l a s s : j m l _ s c o r e b o a r d
I.3 UVM Testbench - JML Top I-104
I.3.7 Active_Agent
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−






7 Component : A c t i v e Agent





12 c l a s s j m l _ a c _ a g e n t e x t e n d s uvm_agent ; / / uvm_component −>
uvm_ac_agent
13
14 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ a c _ a g e n t )
16 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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17
18
19 / / . . . . . . . D e c l a r e . . b l o c k i n g _ p u t _ P o r t ( TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
20 u v m _ b l o c k i n g _ p u t _ p o r t # ( j m l _ s e q _ i t e m _ e x p o u t ) a a _ t r a n s _ o u t ;
21 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22
23
24 / / . . . . . . . . . . D e c l a r e _ a g e n t _ c o m p o n e n t s
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
25 j m l _ s e q u e n c e r j m l _ s e q r ;
26 j m l _ d r i v e r j m l _ d r v r ;
27 j m l _ m o n i t o r _ i n j m l _ m n t r _ i n ;
28 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
29
30
31 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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32 f u n c t i o n new ( s t r i n g name = " j m l _ a c _ a g e n t " , uvm_component
p a r e n t = n u l l ) ;
33 s u p e r . new ( name , p a r e n t ) ;
34 e n d f u n c t i o n : new
35 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
36
37
38 / / . . . . . . . . c r e a t e . . s e q u e n c e r . . d r i v e r . . m o n i t o r . . and . . p o r t s . . i n
. . B u i l d _ p h a s e . . . . . . . . . . . . . . . . . . . . . . .
39 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
40 s u p e r . b u i l d _ p h a s e ( phase ) ;
41
42 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
AC_AGENT: START" ) ,UVM_LOW)
43
44 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " a a _ t r a n s _ o u t p o r t
b u i l d : S t a r t " ) ,UVM_LOW)
45 a a _ t r a n s _ o u t = new ( " a a _ t r a n s _ o u t " , t h i s ) ; / / c r e a t e t lm p o r t
f o r a g e n t
46 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " a a _ t r a n s _ o u t p o r t
b u i l d : F i n i s h " ) ,UVM_LOW)
47
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48 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " S e q u e c e r b u i l d : S t a r t "
) ,UVM_LOW)
49 j m l _ s e q r = j m l _ s e q u e n c e r : : t y p e _ i d : : c r e a t e ( . name ( " j m l _ s e q r " )
, . p a r e n t ( t h i s ) ) ;
50 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " S e q u e c e r b u i l d : F i n i s h
" ) ,UVM_LOW)
51
52 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " D r i v e r b u i l d : S t a r t " ) ,
UVM_LOW)
53 j m l _ d r v r = j m l _ d r i v e r : : t y p e _ i d : : c r e a t e ( . name ( " j m l _ d r v r " ) , .
p a r e n t ( t h i s ) ) ;
54 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " D r i v e r b u i l d : F i n i s h " )
,UVM_LOW)
55
56 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " M o n i t o r _ i n b u i l d :
S t a r t " ) ,UVM_LOW)
57 j m l _ m n t r _ i n = j m l _ m o n i t o r _ i n : : t y p e _ i d : : c r e a t e ( . name ( "
j m l _ m n t r _ i n " ) , . p a r e n t ( t h i s ) ) ;
58 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " M o n i t o r _ i n b u i l d :
F i n i s h " ) ,UVM_LOW)
59
60 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
AC_AGENT: DONE" ) ,UVM_LOW)
61
62 e n d f u n c t i o n : b u i l d _ p h a s e
I.3 UVM Testbench - JML Top I-108
63 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
64
65
66 / / . . . . . . . c o n n e c t . . p o r t s . . i n . . Connec t_phase . . . . TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
67 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
68 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
69
70 / / c o n n e c t s e q u e n c e r and d r i v e r
71 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ d r v r . s e q _ i t e m _ p o r t
. c o n n e c t ( j m l _ s e q r . s e q _ i t e m _ e x p o r t ) : S t a r t " ) ,UVM_LOW)
72 j m l _ d r v r . s e q _ i t e m _ p o r t . c o n n e c t ( j m l _ s e q r . s e q _ i t e m _ e x p o r t ) ;
73 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ d r v r . s e q _ i t e m _ p o r t
. c o n n e c t ( j m l _ s e q r . s e q _ i t e m _ e x p o r t ) : F i n i s h " ) ,UVM_LOW)
74
75 / / c o n n e c t m o n i t o r _ i n t o a c t i v e _ a g e n t
76 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ m n t r _ i n .
m i _ t r a n s _ o u t . c o n n e c t ( a a _ t r a n s _ o u t ) : S t a r t " ) ,UVM_LOW)
77 j m l _ m n t r _ i n . m i _ t r a n s _ o u t . c o n n e c t ( a a _ t r a n s _ o u t ) ;
78 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ m n t r _ i n .
m i _ t r a n s _ o u t . c o n n e c t ( a a _ t r a n s _ o u t ) : F i n i s h " ) ,UVM_LOW)
79
80 e n d f u n c t i o n : c o n n e c t _ p h a s e
I.3 UVM Testbench - JML Top I-109
81 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
82
83
84 e n d c l a s s : j m l _ a c _ a g e n t
I.3 UVM Testbench - JML Top I-110
I.3.8 Passive_Agent
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−















14 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ p a _ a g e n t )
16 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .




. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
20
21 / / . . . . . . . D e c l a r e . . b l o c k i n g _ p u t _ P o r t ( TLM_port )
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22 u v m _ b l o c k i n g _ p u t _ p o r t # ( j m l _ s e q _ i t e m _ o u t ) p a _ t r a n s _ o u t ;
23 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
24
25 / / . . . . . . . . . . D e c l a r e _ a g e n t _ c o m p o n e n t s
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
26 j m l _ m o n i t o r _ o u t j m l _ m n t r _ o u t ;
27 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28
29
30 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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31 f u n c t i o n new ( s t r i n g name , uvm_component p a r e n t ) ;
32 s u p e r . new ( name , p a r e n t ) ;
33 e n d f u n c t i o n : new
34 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
35
36
37 / / . . . . . . . . c r e a t e . . h a n d l e s . . i n . . B u i l d _ p h a s e
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
38 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
39 s u p e r . b u i l d _ p h a s e ( phase ) ;
40
41 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
PA_AGENT: START" ) ,UVM_LOW)
42
43 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " p a _ t r a n s _ o u t p o r t
b u i l d : S t a r t " ) ,UVM_LOW)
44 p a _ t r a n s _ o u t = new ( . name ( " p a _ t r a n s _ o u t " ) , . p a r e n t ( t h i s ) ) ;
/ / c r e a t e t lm p o r t f o r p a s s i v e a g e n t
45 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " p a _ t r a n s _ o u t p o r t
b u i l d : F i n i s h " ) ,UVM_LOW)
46
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47
48 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " M o n i t o r _ o u t b u i l d :
S t a r t " ) ,UVM_LOW)
49 j m l _ m n t r _ o u t = j m l _ m o n i t o r _ o u t : : t y p e _ i d : : c r e a t e ( . name ( "
j m l _ m n t r _ o u t " ) , . p a r e n t ( t h i s ) ) ;
50 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " M o n i t o r _ o u t b u i l d :
F i n i s h " ) ,UVM_LOW)
51
52
53 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
PA_AGENT: DONE" ) ,UVM_LOW)
54
55
56 e n d f u n c t i o n : b u i l d _ p h a s e
57 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
58
59
60 / / . . . . . . . . Connec t_phase
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
61 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
62 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
63
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64 / / c o n n e c t m o n i t o r _ o u t t o p a s s i v e _ a g e n t
65 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ m n t r _ o u t .
m o u t _ t r a n s _ o u t . c o n n e c t ( p a _ t r a n s _ o u t ) : S t a r t " ) ,UVM_LOW)
66 j m l _ m n t r _ o u t . m o u t _ t r a n s _ o u t . c o n n e c t ( p a _ t r a n s _ o u t ) ;
67 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ m n t r _ o u t .
m o u t _ t r a n s _ o u t . c o n n e c t ( p a _ t r a n s _ o u t ) : F i n i s h " ) ,UVM_LOW)
68
69 e n d f u n c t i o n : c o n n e c t _ p h a s e
70 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
71
72 e n d c l a s s : j m l _ p a _ a g e n t
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I.3.9 Environment
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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11 c l a s s jml_env e x t e n d s uvm_env ; / / uvm_component −> uvm_env
12
13
14 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15 ‘ u v m _ c o m p o n e n t _ u t i l s ( jml_env )
16 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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17
18
19 / / . . . . . . . D e c l a r e . . TLM_FIFO
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
20 u v m _ t l m _ f i f o # ( j m l _ s e q _ i t e m _ e x p o u t ) t l m _ f i f o ;
21 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22
23 / / . . . . . . . . . . D e c l a r e _ e n v i r o n m e n t _ c o m p o n e n t s
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
24 j m l _ a c _ a g e n t j m l _ a _ a g t ;
25 j m l _ p a _ a g e n t j m l _ p _ a g t ;
26 j m l _ s c o r e b o a r d jml _sb ;
27 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28
29
30 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
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31 f u n c t i o n new ( s t r i n g name=" jml_env " , uvm_component p a r e n t = n u l l
) ;
32 s u p e r . new ( name , p a r e n t ) ;
33 e n d f u n c t i o n : new
34 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
35
36
37 / / . . . . . . . . c r e a t e . . a c t i v e . . p a s s i v e _ a g e n t s . . s c o r e b o a r d . . and . .
f i f o . . i n . . B u i l d _ p h a s e . . . . . . . . . . . . . . . .
38 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
39 s u p e r . b u i l d _ p h a s e ( phase ) ;
40
41 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
ENVIRONMENT: START" ) ,UVM_LOW)
42
43 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " A c t i v e _ a g e n t b u i l d :
S t a r t " ) ,UVM_LOW)
44 j m l _ a _ a g t = j m l _ a c _ a g e n t : : t y p e _ i d : : c r e a t e ( . name ( " j m l _ a _ a g t "
) , . p a r e n t ( t h i s ) ) ;
45 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " A c t i v e _ a g e n t b u i l d :
F i n i s h " ) ,UVM_LOW)
46
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47 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " P a s s i v e _ a g e n t b u i l d :
S t a r t " ) ,UVM_LOW)
48 j m l _ p _ a g t = j m l _ p a _ a g e n t : : t y p e _ i d : : c r e a t e ( . name ( " j m l _ p _ a g t "
) , . p a r e n t ( t h i s ) ) ;
49 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " P a s s i v e _ a g e n t b u i l d :
F i n i s h " ) ,UVM_LOW)
50
51 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " S c o r e b o a r d b u i l d :
S t a r t " ) ,UVM_LOW)
52 jml _sb = j m l _ s c o r e b o a r d : : t y p e _ i d : : c r e a t e ( . name ( " jml _sb " ) , .
p a r e n t ( t h i s ) ) ;
53 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " S c o r e b o a r d b u i l d :
F i n i s h " ) ,UVM_LOW)
54
55 / / c r e a t e f i f o
56 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( "TLM_FIFO b u i l d : S t a r t "
) ,UVM_LOW)
57 t l m _ f i f o = new ( . name ( " t l m _ f i f o " ) , . p a r e n t ( t h i s ) ) ;
58 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( "TLM_FIFO b u i l d : F i n i s h
" ) ,UVM_LOW)
59
60 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
ENVIRONMENT: DONE" ) ,UVM_LOW)
61
62 e n d f u n c t i o n : b u i l d _ p h a s e
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63 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
64
65
66 / / . . . . . . . . . . Connect . . a g e n t _ p o r t s . . t o . . s c o r e b o a r d . . i n . .
Connec t_phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
67 f u n c t i o n vo id c o n n e c t _ p h a s e ( uvm_phase phase ) ;
68 s u p e r . c o n n e c t _ p h a s e ( phase ) ;
69
70 / / a c t i v e a g e n t p o r t t o s c o r e b o a r d v i a TLM_FIFO
71
72 / / Connect FIFO p u t _ e x p o r t w i th a c t i v e a g e n t p o r t
73 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ a _ a g t .
a a _ t r a n s _ o u t . c o n n e c t ( t l m _ f i f o . p u t _ e x p o r t ) : S t a r t " ) ,
UVM_LOW)
74 j m l _ a _ a g t . a a _ t r a n s _ o u t . c o n n e c t ( t l m _ f i f o . p u t _ e x p o r t ) ;
75 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ a _ a g t .
a a _ t r a n s _ o u t . c o n n e c t ( t l m _ f i f o . p u t _ e x p o r t ) : F i n i s h " ) ,
UVM_LOW)
76
77 / / C o n n e c t i n g FIFO g e t _ e x p o r t w i th s c o r e b o a r d p o r t
78 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " jm l _sb .
s b _ e x p _ o _ r e s u l t _ t r a n s _ i n . c o n n e c t ( t l m _ f i f o . g e t _ e x p o r t )
: S t a r t " ) ,UVM_LOW)
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79 jml _sb . s b _ e x p _ o _ r e s u l t _ t r a n s _ i n . c o n n e c t ( t l m _ f i f o .
g e t _ e x p o r t ) ;
80 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " jm l _sb .
s b _ e x p _ o _ r e s u l t _ t r a n s _ i n . c o n n e c t ( t l m _ f i f o . g e t _ e x p o r t )
: F i n i s h " ) ,UVM_LOW)
81
82 / / p a s s i v e a g e n t p o r t t o s c o r e b o a r d
83 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ p _ a g t .
p a _ t r a n s _ o u t . c o n n e c t ( jm l_sb . s b _ o _ r e s u l t _ t r a n s _ i n :
S t a r t " ) ,UVM_LOW)
84 j m l _ p _ a g t . p a _ t r a n s _ o u t . c o n n e c t ( jm l _sb . s b _ o _ r e s u l t _ t r a n s _ i n )
;
85 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " j m l _ p _ a g t .
p a _ t r a n s _ o u t . c o n n e c t ( jm l_sb . s b _ o _ r e s u l t _ t r a n s _ i n :
F i n i s h " ) ,UVM_LOW)
86
87 e n d f u n c t i o n : c o n n e c t _ p h a s e
88 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
89
90 e n d c l a s s : jml_env
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I.3.10 Test
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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13 c l a s s j m l _ t e s t e x t e n d s u v m _ t e s t ; / / uvm_component −> u v m_ t e s t
14
15
16 / / . . . . . . . . U t i l i t y
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
17 ‘ u v m _ c o m p o n e n t _ u t i l s ( j m l _ t e s t )
18 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
19
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20
21 / / . . . . . . . . . . D e c l a r e _ t e s t c a s e _ c o m p o n e n t s
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22 jml_env jml_ev ;
23 j m l _ s e q u e n c e j m l _ s e q ;
24 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
25
26
27 / / . . . . . . . . . . C o n s t r u c t o r
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28 f u n c t i o n new ( s t r i n g name = " j m l _ t e s t " , uvm_component p a r e n t =
n u l l ) ;
29 s u p e r . new ( name , p a r e n t ) ;
30 e n d f u n c t i o n : new
31 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
32
33
34 / / . . . . . . . . c r e a t e . . a c t i v e . . p a s s i v e _ a g e n t s . . s c o r e b o a r d . . and . .
p o r t s . . i n . . B u i l d _ p h a s e . . . . . . . . . . . . . . .
35 f u n c t i o n vo id b u i l d _ p h a s e ( uvm_phase phase ) ;
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36 s u p e r . b u i l d _ p h a s e ( phase ) ;
37
38 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
TESTCASE : START" ) ,UVM_LOW)
39
40 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " Envi ronment b u i l d :
S t a r t " ) ,UVM_LOW)
41 jml_ev = jml_env : : t y p e _ i d : : c r e a t e ( . name ( " jml_ev " ) , . p a r e n t (
t h i s ) ) ;
42 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " Envi ronment b u i l d :
F i n i s h " ) ,UVM_LOW)
43
44
45 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " Sequence b u i l d : S t a r t "
) ,UVM_LOW)
46 j m l _ s e q = j m l _ s e q u e n c e : : t y p e _ i d : : c r e a t e ( . name ( " j m l _ s e q " ) , .
p a r e n t ( t h i s ) ) ; / / c o n t x t ( g e t _ f u l l _ n a m e ( ) ) ) ;
47 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " Sequence b u i l d : F i n i s h
" ) ,UVM_LOW)
48
49 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " b u i l d _ p h a s e i n
TESTCASE : DONE" ) ,UVM_LOW)
50
51 e n d f u n c t i o n : b u i l d _ p h a s e
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52 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
53
54
55 / / . . . . . . . . . . C r e a t e . . s e q u e n c e . . . . i n . . Run_phase
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
56 v i r t u a l t a s k r u n _ p h a s e ( uvm_phase phase ) ;
57 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ t e s t c a s a e : S t a r t " ) ,UVM_LOW)
58 phase . r a i s e _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
59 j m l _ s e q . s t a r t ( jml_ev . j m l _ a _ a g t . j m l _ s e q r ) ;
60 phase . d r o p _ o b j e c t i o n ( . o b j ( t h i s ) ) ;
61 ‘uvm_info ( ge t_ type_name ( ) , $ s f o r m a t f ( " r u n _ p h a s e
j m l _ t e s t c a s a e : F i n i s h " ) ,UVM_LOW)
62 e n d t a s k : r u n _ p h a s e
63 / /
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
64
65 e n d c l a s s : j m l _ t e s t
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I.3.11 Top
1 / *−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−





7 Component : Tes tbench_Top
8 DUT i n s t a n c e
9 i n t e r f a c e i n s t a n c e
10 r u n _ t e s t ( ) method
11 v i r t u a l i n t e r f a c e s e t c o n f i g _ d b
12 c l o c k g e n e r a t i o n l o g i c
13 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−* /
14 ‘ i n c l u d e " j m l _ i n t e r f a c e . sv "
15 ‘ i n c l u d e " jml_pkg . sv "
16
17 module j m l _ t b _ t o p ;
18
19 i m p o r t uvm_pkg : : * ;
20 i m p o r t jml_pkg : : * ;
21
22
23 b i t c l k ;
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24
25 i n i t i a l b e g i n
26 #20 ;
27 c l k = 0 ;
28 end
29
30 / / Clock g e n e r a t i o n
31
32 a lways #10 c l k = ~ c l k ;
33
34 / / I n t e r f a c e d e c l a r a t i o n
35 j m l _ i n t f i n t f ( c l k ) ;
36
37
38 / / Connec t s t h e I n t e r f a c e t o t h e DUT
39 JML t o p (
40 . j m l _ r e s e t ( i n t f . j m l _ r e s e t ) ,
41 . j m l _ c l k ( i n t f . c l k ) ,
42
43 . jml_ tms ( i n t f . jml_ tms ) ,
44 . j m l _ i n p u t ( i n t f . j m l _ i n p u t ) ,
45
46 . j m l _ o u t p u t ( i n t f . j m l _ o u t p u t ) ,
47 . j m l _ o u t p u t _ e n ( i n t f . j m l _ o u t p u t _ e n ) ,
48
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49 . s c a n _ i n 0 ( i n t f . s c a n _ i n 0 ) ,
50 . scan_en ( i n t f . s can_en ) ,
51 . s c a n _ o u t 0 ( i n t f . s c a n _ o u t 0 )
52 ) ;
53
54 / / V a r i a b l e i n i t i a l i z a t i o n
55 i n i t i a l b e g i n
56
57 $ t i m e f o r m a t (−9 ,2 , " ns " , 16) ;
58 ‘ i f d e f SDFSCAN
59 $ s d f _ a n n o t a t e ( " s d f / JML_tsmc18_scan . s d f " , j m l _ t b _ t o p . t o p )
;
60 ‘ e n d i f
61
62 / / R e g i s t e r t h e I n t e r f a c e i n t h e c o n f i g u r a t i o n b l o c k so t h a t
o t h e r b l o c k s can use i t
63 uvm_config_db #( v i r t u a l j m l _ i n t f ) : : s e t ( uvm_root : : g e t ( ) , " * "
, " i n t f " , i n t f ) ;
64
65
66 / / t o Dump any changes i n t h e v a r i a b l e s p e r t a i n i n g t o any
module )
67 $ d u m p f i l e ( "dump . vcd " ) ; $dumpvars ;
68 end
69
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70 i n i t i a l b e g i n
71 / / Execu te t h e t e s t c a s e
72 r u n _ t e s t ( " j m l _ t e s t " ) ;
73 / / r u n _ t e s t ( ) ;
74 end
75
76 / / f o r e v e r #15 c l k = ~ c l k ;
77
78 endmodule
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I.4 Wavedrom code
I.4.1 Code for JTAG waveform
1 { s i g n a l : [
2 {} ,
3 { name: ’ S t a t e s ’ , wave: ’ x
. 3 . . . . . . . 4 . 5 . 6 . 7 . 8 . | . 9 . 7 . 5 . 7 . 8 . | . 9 . 7 . 4 . ’ , d a t a : [ ’TLR ’ , ’
RTI ’ , ’SDR ’ , ’ SIR ’ , ’CIR ’ , ’SHIR ’ , ’ E1IR ’ , ’UIR ’ , ’SDR ’ , ’CDR
’ , ’SHDR’ , ’E1DR ’ , ’UDR’ , ’ RTI ’ ] } ,
4 { name: ’CLK ’ , wave: ’ lP . . . . . . . . | . . . . . . . . . ’ , p e r i o d : ’ 2 ’ } ,
5 { name: ’TRS ’ , wave: ’ l . h . . . . . l . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
’ } ,
6 { name: ’TMS’ , wave: ’ l . . . . . . . h . l . h . . . l . . . | . h . . . . . l . . . . . h . . . l .
’ } ,
7 { name: ’TDI ’ , wave: ’ x . 8 . . . . . . . . . . . . . . . . 4 | 8 . . . . . . . . . 4 | 8 . . . . . .
’ , d a t a : [ ’ ’ , ’ I n s t _ I n ’ , ’ ’ , ’ Da ta_ In ’ , ’ ’ ] } ,
8 { name: ’TDO’ , wave: ’ x . 8 . . . . . . . . . . . . . . . . . 4 | 8 . . . . . . . . . 4 | 8 . . . . .
’ , d a t a : [ ’ ’ , ’ I n s t _ O u t ’ , ’ ’ , ’ Data_Out ’ , ’ ’ ] } ,
9 {}
10 ] }
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I.4.2 Code for JML waveform
1 { s i g n a l : [
2 {} ,
3
4 [ ’MBIST O p e r a t i o n ’ ,
5 { name: ’ S t a t e s ’ , wave: ’ x
. 3 . . . . . . . 4 . 5 . 6 . 7 . 8 . . . . . . . 9 . 7 . 4 | . . . . . . . . 3 . ’ , d a t a : [ ’TLR ’ , ’
RTI ’ , ’SDR ’ , ’ SIR ’ , ’CIR ’ , ’SHIR ’ , ’ E1IR ’ , ’UIR ’ , ’ RTI ’ , ’TLR ’
] } ,
6 { name: ’ j m l _ c l k ’ , wave: ’ lP . . . . . . . . . . . . . | . . . . . ’ , p e r i o d : ’ 2 ’ } ,
7 { name: ’ j m l _ r e s e t ’ , wave: ’ l . h . . . . . l
. . . . . . . . . . . . . . . . . . . . . . . . | . . . . . . h . ’ } ,
8 { name: ’ jml_ tms ’ , wave: ’ l . . . . . . . h . l . h . . . l . . . . . . . . . h . . . l | . . h
. . . | . l . ’ } ,
9 { name: ’ j m l _ i n p u t ’ , wave: ’ l . . . . . . . . . . . . . . . . . . . . h . l . h
. . . . . | . . . . . . . . . . ’ } ,
10 { name: ’ m b i s t _ s e l e c t ’ , wave: ’ l . . . . . . . . . . . . . . . . . . . . . . . . . . . . . h
| . . . . . . . . l . ’ } ,
11 { name: ’ j m l _ o u t p u t ’ , wave: ’ l
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16 [ ’ LBIST O p e r a t i o n ’ ,
17 { name: ’ S t a t e s ’ , wave: ’
3 . . . . . 4 . 5 . 6 . 7 . 8 . . . . . . . 9 . 7 . 4 | . . . . . . . . 3 . ’ , d a t a : [ ’TLR ’ , ’ RTI
’ , ’SDR ’ , ’ SIR ’ , ’CIR ’ , ’SHIR ’ , ’ E1IR ’ , ’UIR ’ , ’ RTI ’ , ’TLR ’ ] } ,
18 { name: ’ j m l _ c l k ’ , wave: ’P . . . . . . . . . . . . | . . . . . ’ , p e r i o d : ’ 2 ’ } ,
19 { name: ’ j m l _ r e s e t ’ , wave: ’ h . . . l
. . . . . . . . . . . . . . . . . . . . . . | . . . . . . . . h . ’ } ,
20 { name: ’ jml_ tms ’ , wave: ’ l . . . h . l . h . . . l . . . . . . . . . h . . . l | . . h . . . | .
l . ’ } ,
21 { name: ’ j m l _ i n p u t ’ , wave: ’ l . . . . . . . . . . . . . . h . l . h . l
. . . | . . . . . . . . . . . . ’ } ,
22 { name: ’ m b i s t _ s e l e c t ’ , wave: ’ l . . . . . . . . . . . . . . . . . . . . . . . . . h
| . . . . . . . . l . ’ } ,
23 { name: ’ j m l _ o u t p u t ’ , wave: ’ l . . . . . . . . . . . . . . . . | . . . . . . . . . . . . . . h
. l | . . ’ } ,
24 ]
25
26 ] }
